Reg. No.



MANIPAL INSTITUTE OF TECHNOLOGY

(A Constituent Institute of Manipal University) Manipal – 576 104



IV SEMESTER B.Tech.(BME) DEGREE END SEMESTER EXAMINATIONS MAY 2016 SUBJECT: DIGITAL SYSTEM DESIGN (BME 2203)

(REVISED CREDIT SYSTEM) May 12th, Thursday, 2016, 2 to 5 PM

TIME: 3 HOURS

MAX. MARKS: 100

Instructions to Candidates:

- 1. Answer all FIVE full questions.
- 2. Draw labeled diagram wherever necessary

1.	(a)	What is a fully customized Application Specific Integrated Circuit (ASIC)? Explain the	07
		ASIC design flow.	07

- (b) What is "TOP-DOWN" design methodology? Explain the approach with an example of a 4-bit ripple adder.
- (c) What is the major benefit of CMOS technology, when compared to nMOS or pMOS ?
 Design a two input NAND gate using Complementary MOS transistors.
- 2. (a) What is *Algorithmic State Machine* (ASM)? Explain the design of a bus arbiter system 08 controller using an ASM chart and ASM table.
 - (b) Design a 2:1 multiplexer using two transmission-gates and an inverter gate. Explain its operation.
 06
 - (c) Design a 4x4 multiplier using full adders and half adders as a major elements. Estimate 06 the time required to generate a product in terms of gate propagation delay.
- 3. (a) Explain the advantage of Programmable Logic Devices (PLDs), and how these devices are 04 classified?
 - (b) Describe the general architecture of the Programming Array Logic (PAL) device. Consider a function X = A'C + A'D' + BC + BD', which has four input variables. Realize 08 the function, configuring the PAL device.

BME 2203

- (c) What is a "coarse grained" *Field-Programmable Gate Arrays (FPGAs)?* With a neat diagram, explain the general architecture of FPGA.
- 4. (a) Define *Complex Programmable Logic Device* (CPLD) and explain how it is different from a MPGA.
 - (b) Write a Verilog HDL code for synthesizing the following:
 - i. D Flip-flop 10
 - ii. 4:1 MUX
 - (c) Give the syntax of "always" statement with the "blocking" style. Explain how it is 06 different from the "non-blocking" style of Verilog HDL design.
- (a) What are *Gate Array Based ASICs*? Explain *channeled Gate Array ASIC* and *channel less* 06 *Gate Array ASIC*.
 - (b) Write a Verilog HDL code for implementing a "4-bit adder", using four full adders. Note:
 Design the full adder module using structural style.
 - (c) Expand the given function (f) using Shannon's expansion theorem: $f = x_1'x_2' + x_1x_2$. Realize it using 2 input LUT (Look Up Table). 08