

Reg. No.									
----------	--	--	--	--	--	--	--	--	--

MANIPAL UNIVERSITY
SCHOOL OF INFORMATION SCIENCES

SECOND SEMESTER MASTER OF ENGINEERING - **ME** (VLSI DESIGN)
DEGREE EXAMINATION – APRIL / MAY 2016

SUBJECT: EDA 612 - SCRIPTING FOR VLSI

Monday, May 2, 2016

Time: 10.00 – 13.00 Hrs.

Max. Marks: 100

1. Explain the unix systems organization (10 marks)
2. With an example, discuss the following Linux utilities
a. PATH
b. ignoreeof
c. noclobber
d. \$PS1, \$PS2 (2 ½ x4 = 10 marks)
3. Explain **foreach** and **case** command in shell with an example. (10 marks)
4. With respect shell, discuss the following with an example
a. Wildcards (globbing)
b. Redirection and pipes (5+5=10 marks)
5. With an example, discuss the following commands in Perl
a. chop
b. trinary operator
c. concatenation
d. List
e. array (2x5=10 marks)
6. With respect to Perl, Explain the following operator with an example
a. Logical Operator
b. Bitwise operator
c. Ternary Operator
d. String operator (2 ½ x4 = 10 marks)

7. With respect Perl, discuss the following regular expression with an example

- a. Alternation
- b. Modifier
- c. Substitution

(3+3+4=10 marks)

8. a) Explain subroutine with an example

b) Find the output of the program and explain its working.

```
#!/usr/bin/perl
sub PrintList {
    my @list = @_;
    Print " Given list is @list\n";
}
$a = 10;
@b = (1, 2, 3, 4, 5);
```

PrintList(\$a, @b);

(6+4=10 marks)

9. Copy the content of File1 to File2 using file I/O

(10 marks)

10. Write a script for the following

- a) Simulate the HDL design and capture time and all variable in a file
- b) Synthesis an HDL file
- c) Simulate post-synthesis file and capture time and all variable in a file
- d) Compare pre-synthesis and post synthesis file.

(10 marks)
