## MANIPAL UNIVERSITY SCHOOL OF INFORMATION SCIENCES

## SECOND SEMESTER MASTER OF ENGIEERING – ME (VLSI DESIGN) DEGREE EXAMINATION – APRIL / MAY 2016

SUBJECT: EDA 610 - UNIVERSAL VERIFICATION METHODOLOGY

Thursday, April 28, 2016

Tiı	ne:	10.00 – 13.00 Hrs.	Max. Marks: 100
	1.	Write short notes on a. Transactor (Agent) b. Scoreboard	(5 + 5 = 10  marks)
	2.	Write short notes on the following in SystemVerilog randomiza  a. Rand b. Randc c. Constraint block	tion $(2+2+6=10 \text{ marks})$
•	3.	Write short notes on the following with example a. Inheritance b. Abstraction	(5 + 5 = 10  marks)
	4.	Write short note on uvm_component class.	(10 marks)
	5.	Write short note on Integration level environment.	(10 marks)
	6.	Explain Clean up phase in UVM Testbench.	(10 marks)
	7.	Write short notes on UVM Factory coding convention 1 and con example.	nvention 3 with (10 marks)
	8.	Write short notes on Object Overrides in UVM.	(10 marks)
	9.	Write short notes on UVM sequences and tests with example.	(10 marks)
	10	. Explain different UVM reporting with examples.	(10 marks)

\*\*\*\*

EDA 610 Page 1/1