

MANIPAL INSTITUTE OF TECHNOLOGY MANIPAL

III SEMESTER B.TECH. (INFORMATION TECHNOLOGY) MAKE UP EXAMINATIONS, NOV/DEC 2016

SUBJECT: DIGITAL SYSTEMS [ICT 2102]

REVISED CREDIT SYSTEM (/ /2016)

Time: 3 Hours

MAX.MARKS: 50

Instructions to Candidates:

- ✤ Answer ALL the questions.
- ✤ Missing data may be suitably assumed.
- 1A. Design a code converter to convert a decimal digit represented in 8 4 -2 -1 to a (05) decimal digit represented in excess -3 code, using NAND gates only.
- 1B. Design an asynchronous counter using negative edge triggered JK – flip flops to (03) generate a square waveform (with 50 % duty cycle) of frequency $\frac{1}{20}$ of input clock waveform. Also write the counting sequence.
- 1C. 4 - bit carry look ahead adder is faster than 4 - bit ripple carry adder. State (02) TRUE/FALSE. Justify.
- 2A. Design a synchronous 3 bit gray code UP/DOWN counter using JK – flip flops and (05) external gates.
- 2B. Design a single digit decimal adder using 7483 ICs and external gates. (03)
- 2C. Design a 4- bit magnitude comparator using 7483 IC and NOR gates only. (02)
- 3A. Design a sequence detector with one input Y and one output Z using Moore model. (05) The output Z is HIGH whenever the sequence "00010" is detected, otherwise the output is LOW. Overlapping of the sequence is allowed. Implement using D - flip flops and minimum number of external gates.
- Design full adder/subtractor using 74153 IC and minimum number of XOR gates 3B. (03)
- 3C. Design MOD 8 ring counter using SR – flip flops. Also write all the states of the (02) counter.
- 4A. Design 2 – bit X 2 – bit binary multiplier using (i) suitable ROM (ii) PLA. (05)
- 4B. What is Race Around condition in JK – Flip Flop? With necessary diagrams, (03) explain how master-slave JK - flip flop overcomes the same. (02)
- 4C. Design 4 to 16 line decoder using 2 to 4 line decoders only.

ICT 2102

5A. Simplify the given function 'F' using tabulation method. Implement the simplified **(05)** expression using NOR gates only. $E(A | B | C | D | E) = \sum (1.35.6.7.9.10.12.14.19.25.26.27) + \sum (2.8.21.22.30)$

$$F(A,B,C,D,E) = \sum_{m} (1,3,5,6,7,9,10,12,14,19,25,26,27) + \sum_{d} (2,8,21,22,30)$$

- **5B.** Design SR flip flop using NAND Latch.
- **5C.** Using only 7493 ICs, design a counter to count from the limits 00 to 80H **(02)** continuously.

(03)