

MANIPAL INSTITUTE OF TECHNOLOGY

III SEMESTER B.TECH. (INFORMATION TECHNOLOGY) END SEMESTER EXAMINATIONS, NOV/DEC 2016

SUBJECT: DIGITAL SYSTEMS [ICT 2102]

REVISED CREDIT SYSTEM (25/11/2016)

Time: 3 Hours

MAX.MARKS: 50

(02)

Instructions to Candidates:

- ✤ Answer ALL the questions.
- Missing data may be suitably assumed.
- Design a 4-bit binary Carry Look Ahead adder circuit. Discuss its merits over (05) conventional 4-bit binary ripple carry adder.
- 1B. Design a 3 bit presettable asynchronous counter using T flip flops and using the (03) same design a counter to count between the limits 2H to 6H.
- **1C.** Design a JK flip flop using D flip flop and external gates.
- **2A.** Design a synchronous UP/DOWN counter using T– flip flops and external gates to (05) count the sequence $1 \rightarrow 3 \rightarrow 6 \rightarrow 7 \rightarrow 2 \rightarrow 1$ continuously.
- **2B.** Design a logic circuit to evaluate the arithmetic expression $(A^2 B^2)$ using 7483 IC (03) and external gates. A and B are 3-bit binary numbers with A > B.
- **2C.** Design 5 to 32 line decoder using 74138 ICs and one external gate. (02)
- **3A.** Simplify the given function 'F' using tabulation method. Implement the simplified (05) expression using NAND gates only. $F(A,B,C,D,E) = \sum (0,1,2,8,9,11,13,17,20,21,27) + \sum (3,5,19,22,30)$
- **3B.** Using 7490 IC and minimum external gates, design a sequential circuit to generate (03) the sequence 00111011.
- **3C.** Design a MOD 10 twisted ring counter using JK flip flops. Also write all the (02) states of the counter.
- **4A.** Design a code converter to convert a decimal digit represented in gray code to a decimal digit represented in 8 4 -2 -1 code, using NOR gates only. (05)
- **4B.** Realize the Boolean functions $F_1(A, B, C) = \sum_{m} (0,1,3,4) \text{ and } F_2(A, B, C) = \prod_{M} (0,3,4,6) \text{ using suitable PLA. Also}$ (03)

write the PLA table.

4C. Design a full subtractor using 4:1 MUXs and minimum number of external gates. (02)

- 5A. Design a sequence detector with one input Y and one output Z using Mealy model. (05) The output Z is HIGH whenever the sequence "110111" is detected, otherwise the output is LOW. Overlapping of the sequence is allowed. Implement using T- flip flops and minimum number of external gates.
- 5B. Design 2-bit magnitude comparator with cascading inputs. Using the same, design a (03) 4 bit magnitude comparator.
- 5C. Simplify the following function into SOP and POS expressions using K map: (02) $F(V, W, X, Y, Z) = \prod_{M} (0,4,7,10,12,15,17,19,22,25) \cdot D(1,2,6,26,30,31)$