Reg.	No.					
------	-----	--	--	--	--	--

MANIPAL UNIVERSITY

FIRST SEMESTER ME VLSI DESIGN DEGREE EXAMINATION - NOVEMBER 2015 SUBJECT: EDA 615.7 – CAD FOR VLSI (ELECTIVE 1)

Wednesday, November 25, 2015

Describe various entities for optimization in VLSI design. 1. (10 marks) 2. Briefly describe various stages and tools in Algorithmic and System Design. (10 marks) 3. Discuss the important verification methods. (10 marks) Explain the array and time-wheel representations of the event queue in event driven 4. simulation. (10 marks)

5B. Describe the cluster growth method of partitioning.

5A. Explain the applications of partitioning in high level synthesis.

(4+6 = 10 marks)

Max. Marks: 100

- 6. Describe the task of scheduling w.r.t. the following:
- 6A. Functional units with varying delays
- 6B. Multi-functional units

Time: 10:00 - 13:00 Hrs.

(7+3 = 10 marks)

- What is floor-planning? Describe floor plan based design methodology and its merits. 7. (3+7 = 10 marks)
- Explain Lee's algorithm for area routing with an example. 8.

(10 marks)

- 9A. What are the applications of layout compaction?
- 9B. Discuss about the layout compaction design rules.

(5+5 = 10 marks)

10. Construct the BDD, using the variable ordering $A \le B \le C \le D$ for the following function: F = ABC + A'B'C' + AB'C + ACD

(10 marks)

