	1			
Reg. No.				

MANIPAL UNIVERSITY

FIRST SEMESTER ME VLSI DESIGN DEGREE EXAMINATION – NOVEMBER 2015 SUBJECT: EDA 617 – VERIFICATION

Friday, November 20, 2015

Time	e: 10:00 – 13:00 Hrs.	Max. Marks: 100
1.	What is Testbench? Explain the any Five importance of verification.	(10 marks)
2.	What is Functional Verification? Explain with respect to Black-Box Verific	cation. (10 marks)
3.	Explain the Event driven simulation with an example.	(10 marks)
4.	Explain the code coverage with an example.	(10 marks)
5.	Explain with neat diagram, application of different levels of verification.	(10 marks)
6. 6A. 6B. 6C. 6D.	Explain the following in systemVerilog with an example: Packed Array Unpacked array Union Queues (2½ material)	$rks \times 4 = 10 marks$
7. 7A. 7B. 7C. 7D.	Bring out the difference between the following: Fork/join Fork/join_any Fork/join_none Fork/join disable (2½ max)	rks × 4 = 10 marks)
8.	What is self-checking? Explain with an example.	(10 marks)
9.	Explain directed stimulus with an example.	(10 marks)
10.	What is transaction level modeling and explain its characteristics.	(10 marks)