

MANIPAL INSTITUTE OF TECHNOLOGY (A Constituent Institute of Manipal University)

Manipal - 576 104



FIFTH SEMESTER B. Tech (BME) DEGREE END-SEM EXAMINATIONS – NOV. / DEC. 2015 SUBJECT: MICROPROCESSORS (BME 307)

Wednesday, December 02, 2015 (2.00 p.m. - 5.00 p.m.)

Instruction to Candidates:

TIME: 3 HOURS

MAX. MARKS: 100

Answer any FIVE full questions.	
Assume relevant data if missing.	
Give diagrams wherever necessary.	

- **1A.** What are the advantages of the 68000 microprocessor over the 8086 4 microprocessor?
- **1B.** How do you initiate auto-vectoring in a 68000 microprocessor system? Illustrate 8 with an appropriate circuit.
- **1C.** Identify the pins specific to the microprocessors' the 8086 and the 68000, in the list $2 \times 4 = 8$ given below, and write the function and significance of each pin.
 - (i) ALE
 - (ii) $\overline{FC0}$, $\overline{FC1}$, $\overline{FC2}$
 - (iii) \overline{TEST}
 - (iv) MIN / \overline{MAX}
- 2A. It is required to find out the square root of a 2-digit hexadecimal number present in a memory location in the data segment of the 8086 system. Write an assembly language program to display the number and its square root if it is a perfect square; if not display a message "NOT PERFECT SQUARE".
- 2B. Write an 8086 assembly language program to find the sum of hundred 2-digit BCD 6 numbers present in an array in the data segment. Store the sum in the next consecutive memory location.
- **2C.** Write a procedure for the 8086 microprocessor to convert a 2-digit hexadecimal 4 number present in BL register into ASCII code.
- **3A.** What happens if the following instruction sequence is executed in the 68000 4 microprocessor? Write the response of the microprocessor.

MOVE.L #\$012436 ADD.B (A1)+, D0 MOVE.W D7, (A1)

3B. Draw the logic-diagram of the "READY Logic" associated with the 8284 Clock 2+2 generator and sketch READY & RDY timing diagrams.

- **3C.** Read the 8086 assembly language program given below and answer the following 2+4+6 questions:
 - (i) What is the operation carried out by the main program and the procedure?
 - (ii) Debug and make a list of syntactic & logical errors in the program.
 - (iii) Write the corrected, memory efficient executable version of the same program.

MAIN: MOV CX, 100	PROD: MOV CL, 05
LEA SI, SRC_LOC	XOR AL, AH
LEA DI, DEST_LOC	MOV AH, AI
CLD	POP BX
UP: REP MOVSB	ABVE: ADD AL, BL
PUSH AL	JNC DOWN
CALL PROD	ADC AH, 00
STOSB	DEC CL
LOOP UP	DOWN: JNZ ABVE
HLT	RET 02

- **4A.** Depicting all bus control signals, sketch a labelled 8086 minimum mode memory 8 write bus cycle timing diagram with 3 WAIT states.
- **4B.** An 8086 microprocessor system requires the following memory and I/O devices: 12
 - (i) Two 4KB EPROM chips
 - (ii) Two 2KB EPROM chips
 - (iii) Four 1KB SRAM chips, and
 - (iv) Two 8255 PPI chips

Design an address decoder to interface above devices in the memory map of the 8086, and allocate address to each device such that the design meets the RESET and Interrupt requirements.

- 5A. M/s ABCD Pvt. Ltd is planning to automate the product counter in the assembly line 10 of their manufacturing unit capable of producing 75 finished products per day. Design an 8086 microprocessor based product counter which updates the counts in a standard output device.
- 5B. Design an 8086 microprocessor based hardware, and write an appropriate assembly 10 language program, to digitize the Lead-II ECG (in the monitoring range) over 1 minute duration.
- **6A.** Why is the bus cycle of the 68000 microprocessor asynchronous? How do you terminate the bus cycle? Design a logic circuit to have a bus cycle with four T-states.
- **6B.** Write the operation and significance of the following instructions of the 8086 4+4 microprocessor.

(i) AAA

(ii) SAL

6C. How do you separate the address and the data available on the multiplexed 6 Address/Data bus of the 8086 with the help of an interfacing device? Explain with relevant diagrams.

hh