

- 4A. Design a circuit using 555 timer to divide the frequency of an input pulse train of 5kHz by a factor of 5. The peak amplitude of the output required is 10 Volts. Assume $C=0.1\mu\text{F}$. Derive the expression used.
- 4B. With the help of a neat block diagram explain the operation of PLL and define key parameters.
- 4C. With the help of a neat block diagram, show how frequency translation can be implemented using PLL. (5+3+2)
- 5A. If in a 4 bit DAC designed using R-2R ladder network with $V_{\text{ref}}=5\text{V}$, calculate the value of output analog voltage, if the binary input data is 1000 using appropriate analysis.
- 5B. With the help of a neat diagram, explain the operation of Successive Approximation Register (SAR) type of ADC. List the salient features of this ADC.
- 5C. A dual slope ADC uses an 18-bit counter with 5MHz. clock. The maximum input voltage is +12V and the maximum output of an integrator, when the counter completes one round of counting (2^{18}), is -10V. If $R=200\text{k}\Omega$, determine i) the value of the capacitance required. ii) the decimal equivalent value of digital data displayed, assuming $V_{\text{ref}}=-10\text{V}$ for an input of 5.237V. iii) conversion time for the above case.
- 5D. Design a Schmitt trigger circuit using 555 timer to get $UTP=8\text{V}$, $LTP=4\text{V}$ and output peak voltage is 10V. Suggest modifications to the circuit if UTP and LTP need to be changed dynamically. (2.5 x 4 =10)




Fig. Q1A.

