



# Question Paper

10-Jul-2017 15:14:29

GOWTHAM S

[Support](#) | [Change Password](#) | [Logout](#)
[Basic Masters](#) | [Question Paper](#) | [Exam Config.](#) | [Device & Dockets](#) | [Evaluation](#) | [Evaluation Reports](#) | [Reports](#) | [Utilities](#)

Imports

 Select Exam Event SOIS Make-up Semester Exam Jul 2017

Refresh

 Show answer keys for MCQ.

[Back](#)


## MANIPAL UNIVERSITY

SCHOOL OF INFORMATION SCIENCES  
 SECOND SEMESTER MASTER OF ENGINEERING - ME (VLSI DESIGN)  
 DEGREE MAKE-UP EXAMINATION- JULY 2017

Monday, July 10, 2017

Time: 10:00 to 13:00

### Advanced VLSI Design [EDA 604]

Marks: 100

Duration: 180 mins.

A

#### Answer all the questions.

- 1)
  - A) What are the different ways of fabricating CMOS Resistors? (10)
  - B) Discuss the resistor layout techniques and practical considerations in a CMOS process. (10)
- 2) What are the different types of MOSFET parasitic capacitances that show up at high frequency? Explain with a model. (10)
- 3)
  - A) List the applications of a current source/current mirror. (10)
  - B) Design four current sinks with values 20, 30, 50 and 70  $\mu\text{A}$ . What is the minimum voltage across each current sink?  
 Assume  $V_{DD} = +5\text{V}$ ,  $V_{SS} = 0\text{V}$ ,  $L = 5\mu\text{m}$ ,  $V_{GS} = 1.2\text{V}$ ,  $V_{th} = 0.83\text{V}$ ,  $\lambda = 0.06/\text{V}$ ,  $K_n = 50\mu\text{A}/\text{V}^2$ . (10)
- 4) Explain the working of a regulated cascode current mirror with a neat schematic and a small-signal model. (10)
- 5)
  - A) With the help of a diagram, explain a CMOS Common-Source amplifier with current source load. (10)
  - B) Calculate the small-signal voltage gain,  $A_v$ , for the circuit shown in Fig. 5. Assume that M1 is biased in saturation and I1 is an ideal current source.  
 [Data:  $K_n = 50\mu\text{A}/\text{V}^2$ ,  $W = 10\mu\text{m}$ ,  $L = 5\mu\text{m}$ ,  $V_{GS} = 1.2\text{V}$ ,  $V_{th} = 0.856\text{V}$ , (10)

$$r_o = 1.7M\Omega ]$$




Fig. 5

- 6) With neat schematic diagrams, explain the Threshold Voltage Referenced Self-Biasing circuit (10)
- 7) With neat schematic, derive an expression for small-signal voltage gain for an NMOS differential amplifier with passive resistor load (10)
- 8) What do you mean by charge injection and clock feedthrough in a MOSFET switch? Discuss a method used to reduce their effect. (10)
- 9) How an adaptive biasing circuit is better compared to an ordinary biasing circuit? With neat schematic, explain an adaptively biased differential amplifier (10)
- 10) Derive expressions for  $|INL|_{\max}$  and  $|DNL|_{\max}$  for a simple Resistor string DAC (10)