4/28/2017 Question Paper



28-Apr-2017 11:17:54 TECHNICAL SUPPORT

Utilities

Support | Change Password | Logout

Basic Masters

Question Paper

Device & Dockets

Evaluation

Evaluation Reports

Reports

[

Select Exam Event SOIS End Semester April 2017

Refresh
Show answer keys for MCQ.



MANIPAL UNIVERSITY

SCHOOL OF INFORMATION SCIENCES (SOIS)
SECOND SEMESTER MASTER OF ENGINEERING - ME (VLSI DESIGN)
DEGREE EXAMINATION - APRIL 2017
Friday, 28, 2017

Time: 10:00 AM - 1:00 PM

Physical Design [EDA 616.8]


Marks: 100 Duration: 180 mins.

A

Answer all the questions.

1 X115 VV C	i an the questions.	
1)	State the static properties of Complementary CMOS Gates. Compare the Voltage Transfer Curves for of a two input NAND gate for different input combinations.	(10)
2)	What is Dynamic Logic in VLSI? Write a schematic of a four input NOR gate using Dynamic Logic.	(10)
3)	What is aspect ratio? Mention its effects in Floorplanning	(10)
4)	Explain Power Planning stage in Floorplanning of a VLSI chip	(10)
5)	Explain cluster and region in global placements	(10)
6)	What are the objectives of routing? Explain complete graph, Steiner minimal tree and half-perimeter methods in routing	(10)
7)	What are the advantages of modelling physical fault as a logical faults? Find out the collapse ratio for a two input XNOR gate built using NOR gates only.	(10)
8)	Explain stored pattern and pseudo exhaustive pattern generation	(10)
9)	Give the parallel vector pattern for finding the stuck at faults shown in the circuit.	(10)

4/28/2017 Question Paper



Define Fault Model, Fault Coverage, Fault Simulation, Fault Equivalence, Fault (10)
Dominance in VLSI testing

ep C OUC All rights reserved.

Copyright @ 2017 Littlemore Innovation Labs Pvt Ltd. IP: 52.66.163.73 epCloud 1.5