Reg. No.



VI SEMESTER B.TECH (ELECTRICAL & ELECTRONICS ENGINEERING) MAKE UP EXAMINATIONS, JUNE 2017

SUBJECT: EMBEDDED SYSTEM DESIGN [ELE4001]

REVISED CREDIT SYSTEM

Time:	3 H	our	rs Date: 20 JUNE 2017 Ma	ax. Mar	'ks: 50
Instructions to Candidates:					
	* * *	Ans Mis: Sup	wer ALL the questions. sing data may be suitably assumed. port all your programs with relevant comments		
1A.	Classify embedded systems based on complexity and describe them in brief. Give relevant examples.				(03)
1B.	Write a note on base line, mid-range and high performance '8' bit PIC microcontrollers. Giv relevant examples.			s. Give	(03)
1C.	Explain the following with respect to assessing processor and computer performance.				
	i. ii. iii.		Dhrystone benchmark. Other commonly used benchmarks for general purpose system. EEMBC for embedded systems.		(04)
2A.	Describe the following ARM7 instructions. Illustrate with an example.				
	i. ii.		LDMIA R0, { R6, R2- R4} STMDA R10!, { R7 –R9}		(03)
2B.	i. ii.		With the help of a relevant example, explain how pipe line flow in the execu instructions improves the processor performance in case of ARM7TDMI. Illustrate with an example, how the pipe line flow is disturbed while executin or STR instruction.	tion of 1g LDR	(04)
2C.	Wri the regi	ite a ASC ister	n ARM7TDMI subroutine in assembly language to determine the binary equiva CII code (for any hex number between '0' and 'F') passed to subroutine throu c; return the result through R1 and R2 registers.	lent of 1gh R0	(03)
3A.	i. ii.		Describe the sequence of operation in ARM7TDMI when an exception occurs. Write a note on ARM7TDMI exception priority and nested exceptions		(04)
3B.	Sho mbe disp pins disp retu the	ed ny olay s an olay urn l 7 se	he connection diagram to connect two push button switches to p5 and p6 splpc1768 microcontroller. Also connect a common anode type of 7 segmen to pins p10 t0 p17 . Write a main program in 'C' to configure p5 and p6 as int d keep waiting for an interrupt. When rising edge is detected at p5, write an numbers '0' to '4' on the 7 segment display with a delay of 2.3 second an back; When falling edge is detected at p6, write an ISR to display numbers '9' to egment display with a delay of 1.9 second and then return back	pins of nt LED errupt ISR to d then o '5' on	(03)
20	-				(0.0)

3C. Describe and compare SRAM and DRAM memory devices. Write a brief note on DDRSDRAM (03)

- **4A.** Answer the following with respect to cache memory.
 - i. Memory hierarchy in a system with two levels of cache and main memory. Describe the method used by processor to access memory (read operation) in such a system.
 - ii. Describe the various cache replacement techniques along with their relative merits and demerits.
- 4B. With the help of a relevant timing diagram, describe the PCI parallel communication protocol for memory write operation to transfer three '16' bit data. Assume that no extra cycle is required during first data, two extra cycles requested by initiator for second data and one extra cycle requested by target in case of third data. (03)
- **4C.** i. List the salient features and specifications of CAN serial communication bus. ii. Bus arbitration scheme used (describe CSMA / CD protocol).
- **5A.** Write a 'C' program for PIC16f877 microcontroller to configure the MSSP in SPI master mode to transmit data bytes 28H and 4AH to a slave device connected to RB6 pin at a baud rate of 1.25Mbps and store the received data bytes. Idle state for clock is low level, transmit data on the falling edge, and sample input data at the middle of data output time. Assume fosc = 20MHZ.
- **5B.** Write a 'C' program to convert the analog input applied to RE1 / AN6 pin of PIC16f877 microcontroller and display the result at ports 'C' and 'D'. Use right justified result, conversion time of 24μ s, positive and negative reference voltages from RA3 / AN3 and RA2 / AN2 pins. All the remaining pins of ports A and E should be available as analog input pins. Take $F_{osc} = 4$ MHz.
- **5C.** Three peripherals '1', '2' and '3' are to be connected to a processor in daisy chain arbitration scheme. Peripheral '1' is closest to processor. However peripherals 2 and 3 are daisy chain compatible, whereas peripheral 1 is not daisy chain aware. Design a suitable logic circuit to make peripheral 1, daisy chain compatible. Describe the daisy chain operation in this system, considering a relevant example.

(03)

(03)

(04)

(04)

(03)