

SIXTH SEMESTER B.TECH. (INSTRUMENTATION AND CONTROL ENGG.) **END SEMESTER EXAMINATIONS, APRIL/MAY 2017**

SUBJECT: DIGITAL SYSTEM DESIGN [ICE 4001]

Duration: 3 Hour

Max. Marks:50

2

3

5

2

3

5

2

3

2

3

5

Instructions to Candidates:

- Answer ALL the questions.
- Missing data may be suitably assumed.

1 Show that i) A+BC = (A + B) (A + C)(a)

ii) $A+B[AC + (B + \overline{C})D] = A + BD$

- (b) Reduce using K Maps $F = \sum m(0,2,3,5,6,7,8,10,11) + \sum d(14,15)$
- (c) For the input sequence X = 0011011001010100, design a Mealy circuit that generates the output Z = 0000010000010100. Draw the state graph, state table, transition table and output circuit.

2	(a)	Draw the block diagram for a Moore machine. What is the difference between a Mealy machine	2
		and a Moore machine.	-
	(b)	Draw a near Y chart showing the different levels of abstractions in the 3 domains.	3

- (b) Draw a near Y chart showing the different levels of abstractions in the 3 domains.
- (c) Design a full adder using two half adders. Develop a structural VHDL code for the same. Assume 5 necessary components.

Write a VHDL code for a negative edge triggered D Flipflop with active high reset. 3 (a)

- (b) Explain case statements using an example.
 - (c) Develop a state graph to detect the sequence 1000. Write a behavioral code for the same.
- (a) Explain path sensitization with two level AND OR circuit. 4
 - (b) With a neat timing diagram illustrate and define setup time and hold time.
 - For a 25 MHz clock, with appropriate signal declarations write a VHDL code to generate a 'single (c) 5 cycle done' signal at the end of 200 µs. Draw a timing diagram for the same.
- Realize the function $f(A,B,C) = \sum_{i=1}^{n} (0,1,2,4)$ using PLA. 5 (a)
 - (b) What are the types of operators in VHDL. Give an example for each.
 - (c) With neat diagrams, explain various FPGA programming technologies.