Reg. No.



NIPAL INSTITUTE OF TECHNOLOGY

III SEMESTER B.Tech.(BME) DEGREE MAKE UP EXAMINATIONS DEC 2017 SUBJECT: DIGITAL ELECTRONICS (BME 2103) (REVISED CREDIT SYSTEM) Thursday 28th December 2017: 9AM to 12 NOON

TIME: 3 HOURS

MAX. MARKS: 100

Instructions to Candidates:	
1. Answer all FIVE full questions.	2. Draw labeled diagram wherever necessary.

(i) A gate is required to monitor two lines and to generate a HIGH level output used to activate 06 (A) 1. an electric motor whenever either or both lines are LOW. Sketch the operation. (ii) A certain application requires that two lines be monitored for the occurrence of a HIGH level voltage on either or both lines. Upon detection of a HIGH level, the circuit must provide a LOW voltage to energize a particular indicating device. Sketch the operation. (iii) A certain system contains two identical circuits operating in parallel. As long as both are operating properly, the outputs of both circuits are always the same. If one of the circuits fails, the outputs will be at opposite levels at sometime. Devise a way to detect that a failure has occurred in one of the circuits. **(B)** What is a digital comparator? Design a 2-bit digital comparator using logic gates. 08 Design an 4-bit binary parallel adder/subtractor with a control input to select between (C) 06

2. (A) What is a Multiplexer? Design the following using Multiplexers. 08 (i) Full adder using 8:1 Multiplexers. (ii) 3-bit binary to gray code converter using 4:1 Multiplexers.

Obtain the minimum sum of products (SOP) expression using Karnaugh map for each of **(B)** 06 the following Boolean expressions.

(i) $F = \overline{A}\overline{B}\overline{C} + A\overline{C}\overline{D} + A\overline{B} + ABC\overline{D} + \overline{A}\overline{B}C$

addition and subtraction.

(ii) $F = \overline{A}\overline{B}\overline{D} + A\overline{C}\overline{D} + \overline{A}B\overline{C} + AB\overline{C}D + A\overline{B}C\overline{D}$

	(C)	A combinational circuit is defined by the following three functions:	06	
		$F_1 = \overline{x}\overline{y} + xy\overline{z}$ $F_2 = \overline{x} + y$ $F_3 = xy + \overline{x}\overline{y}$		
		Design the circuit with a 3 to 8 line decoder and suitable gates.		
3.	(A)	A) Minimize the following Boolean expressions using Boolean algebra techniques.		
		$(i) Y = \bar{A}B + A\bar{B} + AB$		
		(ii) $Y = B\overline{C}\overline{D} + \overline{A}BD + ABD + BC\overline{D} + \overline{B}CD + \overline{A}\overline{B}\overline{C}D + A\overline{B}\overline{C}D$		
	(B)) What is the difference between common anode and common cathode type of 7-segment		
		displays? Design a decoder/driver circuit for the common cathode type of 7-segment		
		display, to display the decimal numbers from 0 to 3.		
	(C)) Explain the function table associated with a 4-bit universal bidirectional shift register -		
		IC 74194. Design a 4-bit Johnson counter using IC 74194 and suitable gates.		
4.	(A)	Construct the state diagram for a Moore sequential circuit that will detect an non-overlapping	04	
		sequence "1010" from an input sequence.		
	(B)	(i) Design a decade ripple counter using JK Flip-flops. Illustrate its working using the	08	
		timing diagram.		
		(ii) A decade ripple counter uses Flip-flops with a propagation-delay of 20ns each. What		
		will be the maximum time required for change of state?		
		(iii) The output frequency of a decade counter is 6kHz. What is its input frequency?		
	(C)	(i) Perform the following decimal additions in the 8421 code.	08	
		(a) $88.6 + 12.3$ (b) $679.6 + 536.8$		
		(ii) Perform the following subtractions using 1's and 2's complements:		
		(a) $11010_2 - 1101_2$ (b) $100_2 - 11000_2$		
		(iii) Solve the following equation for <i>x</i> :		
		$x_{16} = 1111 \ 1111 \ 1111_2$		
		(iv) What range of decimal values can be represented by a 4-digit octal number?		
5.	(A)	Why synchronous counters are faster than ripple counters? Design a 3-bit synchronous	06	
		counter using D Flip-flops.		
	(B)	Realize a one digit BCD adder using 7483 ICs. Describe how the BCD adder circuit detects	06	
		the need for a correction and executes it.		
	(C)	Design a Mealy sequential circuit using JK flip-flops, which detects an overlapping	08	
		sequence 1010 from an input sequence.		