REG. NO								
---------	--	--	--	--	--	--	--	--



III SEMESTER B.TECH. (COMPUTER SCIENCE AND ENGINEERING) END SEMESTER EXAMINATIONS, NOV 2017 SUBJECT: SWITCHING CIRCUITS AND LOGIC DESIGN [CSE 2102] REVISED CREDIT SYSTEM (18/11/2017)

Time: 3 Hours Max. Marks: 50

Instructions to Candidates:

- ❖ Answer **ALL** the questions.
- Missing data may be suitably assumed.
- 1A) Using the laws and theorems of Boolean algebra check whether the following (3M) expression is valid or not?

A'BD'+BCD+ABC'+AB'D=BC'D'+AD+A'BC

- Using functional decomposition find and draw the minimum cost circuit for the (4M) function $f(w, x, y, z) = \sum m(0, 4, 8, 13, 14, 15)$, assuming that the inputs are available in un-complemented form only. What is the cost of this circuit? Compare this cost with the lowest cost SOP implementation?
- Simplify the function $f(A, B, C, D) = \sum m(0, 1, 2, 3, 4, 5, 7, 8, 10, 11, 15)$ using K- (3M) map and draw the minimum cost **NOR** circuit assuming that the input variables are available only in un-complemented form and there is no fan-in restriction.
- 2A) Design a circuit to find the number of **1's** in a six-bit unsigned number using Full (3M) adder's and Half adder's. Explain the working of your design?
- Design a **2-bit** comparator circuit using 2-bit adder/subtractor. The inputs to the (4M) comparator are **A=a1a0** and **B=b1b0**, where A & B are signed numbers. The outputs are **A<B**, **A=B** and **A>B**. Write Verilog code for implementing this design.

CSE 2102 Page 1 of 2

- 2C) Design a full adder circuit using 2 input (3M)
 - i) **NAND** gates only
 - ii) **NOR** gates only
- 3A) Write the truth table for **4:2** priority encoder and its output equations. Write Verilog (3M) code to implement the same using **FOR** loop construct?
- What are the significance of "**blocking**" and "**non-blocking**" assignment statements in (3M) Verilog? Write Verilog code to implement two cascaded **D-FF's** with positive edge triggered clock. Draw the circuit defined as per your Verilog code.
- Design a **4-bit** register using **D-FF's** and **4:1** Multiplexer's that operate according to (4M) the following function given in table [Table Q3C], where S1 and S0 are the two control inputs. Explain the circuit functionality in brief.

Table Q3C

S1	S0	Register Operation
0	0	No change
0	1	Complement the outputs
1	0	Clears the register to 0
1	1	Load parallel data

- Draw the logic circuit of a **4-bit** parallel in, serial out shift register with a control input (3M) shift/load using D-FF's. When Shift/load=0 parallel data will be loaded and when shift/load=1 serial shift will take place. Explain the functionality of this logic circuit.
- 4B) Using **RS-FF** draw the logic diagram of a **Master- Slave-FF** and explain its working (3M) with a sample waveform?
- 4C) Design a synchronous **BCD** down counter using **T-FF**? (4M)
- 5A) With necessary circuit diagram explain how **NMOS** transistor acts as a switch? Explain (5M) with circuit diagram the various transistor states of a **CMOS-NOR** gate?
- What are the drawbacks of PLA's? Design a PAL to realize the logic function (3M) $f1=X_1X_2X_3'+X_1'X_2X_3; f2=X_1'X_2'+X_1X_2X_3$ and mention its advantages over PLA's?
- 5C) Define Noise margin? Write down the equations for low and high noise margins? (2M)

CSE 2102 Page 2 of 2