Reg. No.

MANIPAL INSTITUTE OF TECHNOLOGY MANIPAL A Constituent Institution of Manipal University

III SEMESTER B.TECH (ELECTRICAL & ELECTRONICS ENGINEERING)

END SEMESTER EXAMINATIONS, NOVEMBER 2017

SUBJECT: DIGITAL ELECTRONIC CIRCUITS [ELE 2102]

REVISED CREDIT SYSTEM

Date: 3 Hours Date: 21 November 2017	Max. Marks: 50		
Instructions to Candidates:			
✤ Answer ALL the questions.			
 Missing data may be suitably assumed. 			
For the given function $f(A, B, C, D) = \overline{A}\overline{D} + \overline{C}\overline{D} + A\overline{C}D + A\overline{C}$	$C\overline{D}$.		
 i) Obtain the simplest Sum-of-Products expression ii) Implement the function using minimum number of NAN iii)Implement the function using minimum number of NOR 	D gates. gates. (05)		
Simplify the following equation using VEM technique. Take E a	s MEV.		
$f(A,B,C,D,E) = \sum m(1,2,3,6,7,8,17,20,24,29) + d(5,10,1)$	1,12,14,15,16,21,25,28) (05)		
Implement the function $f(A, B, C, D) = BD + \overline{B}C\overline{D}$ using			
 a) 8 to 1 Multiplexer/s b) 3 to 8 decoder/s Residual gates may be used 	(04)		
Design Octal (0 to 7) to binary encoder circuit	(03)		
Design a comparator using 4 bit 74LS283 and residual gates th unsigned numbers, $X_3 - X_0$ and $Y_3 - Y_0$. The comparator has tw G=1 and S=0 if X>Y and S=1 and G=0 if X <y and="" g="S=0" if="" x="Y</th"><th>at compares two 4 bit 70 outputs G and S, Such that (03)</th></y>	at compares two 4 bit 70 outputs G and S, Such that (03)		
	EXAMPLE 1 Series 21 November 2017 Autions to Candidates: Answer ALL the questions. Missing data may be suitably assumed. For the given function $f(A, B, C, D) = \overline{AD} + \overline{CD} + A\overline{CD} + A\overline{CD}$ i) Obtain the simplest Sum-of-Products expression ii) Implement the function using minimum number of NAN iii)Implement the function using WEM technique. Take E as $f(A,B,C,D,E) = \sum m(1,2,3,6,7,8,17,20,24,29) + d(5,10,1)$ Implement the function $f(A, B, C, D) = BD + \overline{B}C\overline{D}$ using a) 8 to 1 Multiplexer/s b) 3 to 8 decoder/s Residual gates may be used Design Octal (0 to 7) to binary encoder circuit Design a comparator using 4 bit 74LS283 and residual gates th unsigned numbers, $X_3 - X_0$ and $Y_3 - Y_0$. The comparator has tw G=1 and S=0 if X>Y and S=1 and G=0 if X <y and="" g="S=0" if="" x="Y</th"></y>		

- **3A.** An XY FF is constructed from JK FF as shown below
 - a) Write an expression for X and Y.
 - b) Derive the excitation table and characteristic equation for XY FF



(04)

(03)

3B. Design an asynchronous counter which counts from 5 to 12 using D flip flops.

Design a sequence generator using 74LS194 IC (Universal Shift Register) to generate the	
following sequence 1110- 0111-1011-1101 Repeats.	(03)

- 4A. Design a two-digit counter which counts from 00-88 using 74LS93. Assume that each digit will count from 0 to 8 only. (03)
- **4B.** A synchronous counter is controlled by two input signals A and B. The counter does not operate, if A=B. When A=0 and B=1, the counter operates as a mod 8 down counter. If A=1 and B=0 the counter operates as a mod 8 up counter. Draw an ASM chart to satisfy the above condition.
- **4C.** A sequential circuit with two D Flip flops A & B, one input X and one output Z, is specified by the following equations.

$$D_A = x; D_B = Q_A + \overline{x}; Z = \overline{Q}_A Q_B \overline{x} + Q_A Q_B x$$

- 1. Draw the logic diagram of the circuit
- 2. Derive the state table

3C.

- 3. Draw the state diagram
- 4. Identify the objective of the problem (04)
- 5A. Design a linked state machine to detect the sequence 011 as a Moore machine, in a block of 100 bits. Use 7490 ICs and T flip flops for the design. (07)
- **5B.** Implement the expression F= A+ BC using CMOS logic.

(03)

(03)