

THIRD SEMESTER B.TECH. (INSTRUMENTATION AND CONTROL ENGG.) END SEMESTER EXAMINATIONS, NOV - 2017

SUBJECT: DIGITAL ELECTRONIC CIRCUTS [ICE 2103]

Duration: 3 Hour

Max. Marks:50

	Instructions to Candidates:			
	 Answer ALL the questions. Missing data may be suitably assumed. 			
1A	Match the following:	/		
	 a. XS-3 code b. Anti-coincidence Detector c. Equality detector d. Uni-distance Code ii XOR gate iii Biquinary iv Self-complementary 8421 code vi XNOR gate 			
1B	Realize the circuit shown in FIG Q.1B, using only 2 input NAND gates.			
1C	Minimize the following expression using Quine-McCluskey method. $f(A,B,C,D)=\Sigma m(1,2,3,5,9,12,14,15)+\Sigma d(4,8,11)$	-		
2A 2B	In a certain chemical-processing plant, a liquid chemical is used in a manufacturing process. The chemical is stored in three different tanks. A level sensor in each tank produces a HIGH voltation when the level of chemical in the tank drops below a specified point. Design a circuit that monit the chemical level in each tank and indicates when the level in any two of the tanks drops below the specified point. Design and implement a Full Subtractor using Demultiplexer.			
2C	Explain four bit addition using carry look ahead logic with suitable diagram.			
3A	A given flip-flop is found to produce a toggling output state when both of its inputs are giv active HIGH. Identify the flip-flop. Also, explain the cause of this output condition with pro- diagrams			
3B	Convert SR flip-flop into T flip-flop and draw the logic diagram.			
3C	Design and implement the synchronous gray-code up counter using JK flip-flops.	-		
4 A	Construct the truth table for the circuit shown in FIG Q.4A.			
4B	Explain the working of 4-bit parallel in serial out shift register using load and shift capability with help of neat diagram.	2		

4 C	Bring out the difference between i) Moore and Mealy Model ii) Static and Dynamic hazards.	3
5A	State various applications of Shift register.	2
5B	Design a BCD to Excess-3 code converter and implement using PAL.	4
5C	Analyze the sequential circuit shown in FIG Q.5C and draw the state diagram.	4





FIG Q.4A

FIG Q.1B



FIG Q.5C