

MANIPAL UNIVERSITY

SCHOOL OF INFORMATION SCIENCES SECOND SEMESTER MASTER OF ENGINEERING - ME (VLSI DESIGN) DEGREE EXAMINATION - NOVEMBER 2017

DATE: Wednesday, November 15, 2017 TIME: 10:00AM - 1:00PM

Advanced VLSI Design [EDA 604]

Marks: 100 Duration: 180 mins.

Δ

Answer all the questions.

- a) Explain the effect of Temperature and Voltage on CMOS (10) Resistor.
 - b) Estimate the minimum and maximum resistance of an n-well resistor with a length of $100\,\mu$ m and a width of $10\mathack{A}\mu$ m over a temperature range of 0 to $100\mathack{A}^{\circ}$ C.

[Data Given: TCR = 10,000ppm/ $^{\circ}$ C; N-well sheet resistance = $2K\Omega$ to $3K\Omega$ /square]

- Starting from a general 2-port network, derive a complete (10) low frequency, small signal model for a MOSFET.
- a) List the applications of a current source / current mirror. (10) b) Design four current sinks with values 20, 30, 50 and 70 μ A. What is the minimum voltage across each current sink? Assume $V_{DD} = +5V$ and $V_{SS} = 0V$. Make necessary assumptions.
- With a diagram, explain **cascode current mirror**. What are its advantages over a simple current mirror?
- a) What are the different performance parameters of an amplifier? Show the dependencies among them using 'analog design octagon'.
 - b) What are the three amplifier topologies? Compare them as far as voltage-gain, input impedance and output impedance are concerned.
- With the help of a small-signal equivalent circuit, obtain the expression for $\mathbf{A_V}$ for a CMOS Common-Gate amplifier with passive resistor load. Assume finite output impedance, $\mathbf{r_0}$ and signal source impedance $\mathbf{R_s}$.

7)	Explain, with the help of a neat schematic diagram, a bandgap voltage reference. What are the advantages of	(10)
	this circuit over other simple references?	

What is Common Mode Rejection Ratio (CMRR) of a differential amplifier? Explain the diagram used to measure it?

With relevant diagrams, explain the working of Current Steering DAC. Derive an expression for its $|INL|_{max}$ and $|DNL|_{max}$.

With the help of a block schematic, explain a Single Slope (10) Integrating ADC. What are the accuracy issues related to it?

-----End-----