			E BEEF		49.0			
Reg. No.				farage.	Value 101			1000
	THE RESERVE OF	DESCRIPTION OF THE PERSON NAMED IN	a lamba s	San Santo	San Total	WHEN THE	100000	A State



III SEMESTER B.TECH. (COMPUTER AND COMMUNICATION ENGINEERING) END SEMESTER EXAMINATIONS, NOVEMBER 2017

SUBJECT: DIGITAL SYSTEM DESIGN [ICT 2151]

REVISED CREDIT SYSTEM (18/11/2017)

Time: 3 Hours MAX. MARKS: 50

Instructions to Candidates:

- Answer ALL the questions.
- Missing data, if any, may be suitably assumed.
- Design a synchronous sequential circuit with one input X and one output Y. The output Y is to be HIGH whenever the sequence "0100101" is detected. Otherwise the output is LOW. Overlapping of the sequence is allowed. Implement using D flip flops and external gates. Design a 2-bit subtractor using 74153 ICs and external gates. 3 1B. 2 With a neat diagram, explain the operation of a direct mapped cache memory. 1C. Design a code converter to convert a decimal digit represented in Excess-3 to 5 2A. decimal digit represented in 8 4 -2 -1 code, using 74138 ICs and external NAND gates. Divide 23₍₁₀₎ by 5₍₁₀₎ using non restoring division algorithm. 3 2B. Design a 3-bit bi-directional shift register using D flip flops, 2:1 MUXs and 2 2C. external gates. Design a 3-bit synchronous gray code UP/DOWN counter using JK flip flops and 3A. external gates. 5 Design a single digit decimal adder using 7483 ICs and external NAND gates. 3 3B. Design 8-bit binary UP counter to count from N₁ to N₂ using 74193 ICs, 7485 ICs 2 3C. and external gates. Assume $N_1 < N_2$.
- 4A. What is microprogramming? Design a microprogrammed control unit for 4x4 5 Booth's multiplier.