Reg. No.



VII SEMESTER B.TECH (ELECTRICAL & ELECTRONICS ENGINEERING)

MAKE-UP EXAMINATIONS, DECEMBER 2017

FPGA BASED SYSTEM DESIGN [ELE 4002]

REVISED CREDIT SYSTEM

Time: 3 Hours		Date: 30 December 2017	Max. Marks: 50				
Instructions to Candidates:							
	Answer ALL the question	18.					
	 Missing data may be suita 	ably assumed.					
1A.	With neat flowchart, list the ste	eps involved in FPGA design flow.	(03)				
1 B .	Develop the test vectors to test	the logic circuit below for all stuck at faults.					
	A B						
	<u> </u>	h	(03)				
1C.	Implement full subtractor usin used?	ng Actel ACT-1 module. How many numbers	of modules are <i>(04)</i>				
2A.	Explain the structure of CLB in 2	Xilinx SPARTAN - IIE FPGA highlighting its usa	ge. (04)				
2B.	Suggest a programming techno detail. i) Device cannot be recor	logy suitable for the following specifications a nfigured in circuit ii) Configuration is non-vola	nd explain it in tile (03)				
2C.	Implement a 4 to 1 mux using P planes	PLA by considering appropriate size for the inp	uts and gate (03)				
3A.	What are the important feature	es and advantages of dynamically reconfigurabl	e FPGAs? (04)				
3B.	Design an encoder for use in a d Each sensor signal is 1 when encoder has three bits of outpu for the code used in the burglar	omestic burglar alarm that has sensors for each an intrusion is detected in that zone, and 0 it, encoding the zones. Develop a Verilog mode alarm.	n of eight zones. otherwise. The el of an encoder (03)				
3C.	Develop a Verilog test-bench n necessary).	nodel for 2:4 decoder (Verilog model for 2:4	decoder is not (<i>03</i>)				



Fig. 4A

(04)

(02)

4B. An 8:1 multiplexer with an active high enable is to be implemented using Xilinx SPARTAN-II E FPGA. Draw its circuit schematic specifying the contents of the LUTs. How many CLBs are needed for the implementation? (04)

4C.	Write a note on	BIST.
------------	-----------------	-------

5A. Find the distinguishing sequence for the following state table and find the inputs to verify all the transitions.

	Next state		Output	
State	X=0	X= 1	X=0	X=1
S0	S0	S1	0	0
S1	S0	S2	1	1
S2	S3	S3	1	1
S3	S2	S0	1	0

(04)

(02)

- **5B.** What are the advantages and disadvantages of FPGA based implementation option compared to ASIC based implementation?
- **5C.** Design a digital system that multiplies two 4 bit numbers using full adder and AND gates. Explain the algorithm used with an example. (04)