Question Paper

Exam Date & Time: 18-Apr-2018 (09:30 AM - 12:30 PM)



MANIPAL ACADEMY OF HIGHER EDUCATION

INTERNATIONAL CENTRE FOR APPLIED SCIENCES FOURTH SEMESTER B.S (ENGG) **END-SEMESTER THEORY EXAMINATIONS APRIL - 2018 DATE: 18 APRIL 2018** TIME : 9:30AM TO 12:30PM VLSI Design [EC 245A]

Duration: 180 mins.

Marks: 100

Answer 5 out of 8 questions.

Layout must be drawn using the graph sheet provided. Missing data, if any, may be suitably assumed.

- 1) Explain the working of an enhancement type NMOS transistor⁽¹⁰⁾ in cut- off, linear and saturation region. Plot the current-
 - A) voltage characteristics.
 - B) Find the region of operation for NMOS based circuits given in ⁽¹⁰⁾ **Figure 1B**. Assume $V_T = 0.4V$.









Figure 1B

- 2) Discuss the second order effects of MOSFET in detail with (10)necessary diagrams and equations. A)
 - B)

The MOSFET in **Figure 2B** has $V_t = 1V$ and $\mu_n \text{Cox} = 1 \text{ mA/V}^2$. Find the drain current and drain voltage for $V_G = 2V$ and $R_D = 10 \text{k}\Omega$.

Figure 2B



- ³⁾ With precise figures explain the different steps involved in ⁽¹⁰⁾ the fabrication of CMOS using SOI technique.
 - ^{B)} Draw the circuit, stick diagram and compact layout for p-well ⁽¹⁰⁾ CMOS inverter for $\beta_n = \beta_n$
- ⁴⁾ Explain the operation of pseudo NMOS inverter. Derive Z_{pu} / ⁽¹⁰⁾ _{A)} Z_{pd} ratio for pseudo NMOS inverter driven from a similar inverter.
 - ^{B)} Give the circuit implementation of following multiple output ⁽¹⁰⁾ functions using NMOS based PLA. Give the stick notation.

 $Z_1 = AB + \overline{A}\overline{B}C ; Z_2 = AB ; Z_3 = A + \overline{B}C.$

- ⁵⁾ State and explain the three different scaling models. Discuss ⁽¹⁰⁾ (10) the effect of scaling using Combined V and D, Constant E and Constant V models on following parameters: [i] Gate area A_g [ii] Gate capacitance per unit area C_o [iii] Carrier density in channel Q_{on} [iv] Maximum operating frequency f_o .
 - ^{B)} Derive the expression for rise time estimation and fall time ⁽¹⁰⁾ estimation of CMOS inverter. What are the significance of rise time and fall time?
- ⁶⁾ Calculate the effective input capacitance for the given multi-layer (10) _{A)} structure in **Figure 6A** for 5μ m process. Relative Capacitance value

for metal1= 0.075, polysilicon=0.1 and Gate to channel = 1.0.



- ^{B)} Write ten differences between CMOS technology and Bipolar ⁽¹⁰⁾ Technology.
- ⁷⁾ Explain structured implementation of N-bit bus arbitration ⁽¹⁰⁾
 ^{A)} logic. Give the stick notation. Discuss the suitability of implementation using NMOS/ CMOS technology
 - ^{B)} Implement the following 2 input logic function using (10) Transmission gate approach [i] AND gate [ii] OR gate [iii] NAND gate [iv] NOR gate
- ⁸⁾ Calculate I_D and V_{SD}, and indicate the region of operation of ⁽¹⁰⁾ transister M for the circuit in Figure 84. V = 0.4 V/K =
 - _{A)} transistor M₁ for the circuit in Figure 8A. V_{tp} = -0.4 V, K_p = $120\mu A/V^2$, and W/L = 2.



^{B)} Two CMOS inverters are cascaded to drive a capacitive load ⁽¹⁰⁾ $C_L = 40 \square C_g$ as shown in **Figure 8B**. Find the Z_{pu} and Z_{pd} of each inverter. Calculate the pair delays in terms of τ for the inverter geometry indicated in figure for rising step input and falling step input.



-----End-----