Reg. No.



II SEMESTER M.TECH. (POWER ELECTRONICS AND DRIVES)

END SEMESTER EXAMINATIONS, APRIL 2018

SUBJECT: EMBEDDED SYSTEM DESIGN [ELE 5236]

REVISED CREDIT SYSTEM

			REVISED CREDIT SYSTEM	
Time	e: 3 Ho	ours	Date: 25 April 2018	Max. Marks: 50
Instr	uctions	s to Candidates:		
		nswer ALL the questions.		
		lissing data may be suitably	-	
	✤ S ¹	upport all your programs w	vith relevant comments	
1A.	the Dl	-	arks to assess the processing power of a etail and mention the benchmark deve k.	-
1B.	Write PIC16f877 program to configure RB2 pin as input pin and RB4 as output pin. Check the status of RB2, wait till it is zero (low); when it is low, make RB4 pin high, and make it low again after a suitable delay (Port 'B' is in RAM bank 1). Determine the time delay obtained, if fosc = 20MHz. Assume all instructions to take 4 clock cycles for execution.			and make it low again ne delay obtained, if
1C.	Give tl bits.	he bitwise details of CPSR re	egister of ARM7TDMI and explain the fu	nction of all the used
	Consider the ARM7 instruction ADDS R0,R1, R2			
) = 0x80003500, (R2) = 0xC tion flags, after the executio	C450E050. Determine the value of R0 regon.	gister and all the four (04)
2A.			ypes of stack in ARM7TDMI processor erations in each of these stack type.	: Mention the ARM7 (03)
2B.	Write an ARM7TDMI subroutine to determine the parity of a 32 bit number passed to subroutine through 'R0' register. In case of even parity, return 01 in 'R1' register and return '02' in case of odd parity. If the number is '0', return back (without attempting to determine parity) with 00 in 'R1' register.			' register and return
2C.	Write ARM7TDMI instructions to do the following operations			
	i. ii. iii.	the result in same location Enable FIQ interrupt, with	t of a 16 bit number available in 0x0000 ns. hout modifying other bits of CPSR regis ration to user mode, without modifyin	ter.
3A.	pins p	the interfacing circuit to int 10 to p17 and p20 to p27 o	terface two common anode seven segme of mbedNXPLPC1768 microcontroller. V display devices continuously with a dela	ent display devices to Vrite a 'C' program to

	i. ii. iii.	Necessity and uses of cache memory. FIFO replacement policy. Write through and write back techniques.	(04)	
3C.	With the help of a relevant timing diagram, explain PCI bus protocol for memory read operation to transfer four '24' bit data in the data field. Assume that no wait cycles are required in case of data '1' and '3'. Target requests for one wait cycle during data '2' and initiator requests for two wait cycles during data '4'.			
4A.	i. Show the connection diagram to connect single master and multiple slave devices to SPI serial communication bus and describe the role of all the SPI bus signals.ii. Describe the SPI communication protocol.			
4B.	Write a 'C' program for PIC16f877 to configure MSSP in I2C master mode to transmit data bytes 29H, 3AH and 5CH to a slave device with address 6BH at a baud rate of 1Mbps. Assume fosc = 16MHz.			
4C.	List the various fields involved in data transfer over CAN serial communication bus and describe them clearly.			
5A.	i. ii.	 List the different types of ADCs and compare them with respect to conversion time, accuracy and cost. Answer the following with respect to on chip ADC of PIC 16f877. a. If V_{ref+} =4V and V_{ref-} = 0V, determine the resolution. b. With reference voltages as given in I, if analog input voltage is 3.7V, determine the digital output and hence the values of ADRESH and ADRESL registers with left justified result. 	(03)	
5B.	i.	Describe the salient features of IRDA Wireless communication protocol; list the various standards and data transfer rates supported by IRDA.		
	ii.	With the help of a relevant diagram, describe the functions of IR encoder / decoder and IR transceiver in realizing SIR communication.	(04)	
5C.	the nu	he help of a relevant diagram, describe the priority arbitration scheme for expanding mber of interrupts to a processor. List the merits and demerits of this scheme by ring it with daisy chain arbitration scheme.	(03)	

3B. Explain the following with respect to cache memory