Question Paper

Exam Date & Time: 20-Apr-2018 (10:00 AM - 01:00 PM)



MANIPAL ACADEMY OF HIGHER EDUCATION

SCHOOL OF INFORMATION SCIENCES (SOIS) SECOND SEMESTER ME - (VLSI DESIGN) DEGREE EXAMINATION- APRIL/MAY 2018 Friday, April 20, 2018 Time : 10.00 am to 1.00 pm Low Power VLSI Design [EDA 608]

Marks: 100

Duration: 180 mins.

Answer all the questions.

- ¹⁾ Why has low power become an important issue in the ⁽¹⁰⁾ present-day VLSI circuit realization?
- Distinguish between constant-field and constant-voltage (10) feature size scaling. Compare their advantages and disadvantages
- ³⁾ Explain the leakage power components in detail with the ⁽¹⁰⁾ help of diagrams
- ⁴⁾ Describe dynamic voltage scaling technique with help of ⁽¹⁰⁾ block diagram
- ⁵⁾ A battery-operated 65nm digital CMOS device is found to ⁽¹⁰⁾ consume equal amounts (P) of dynamic power and leakage power while the short-circuit power is negligible. The energy consumed by a computing task, that takes T seconds, is 2PT.

Compare the below two power reduction strategies for extending the battery life:

a. Clock frequency is reduced to half, keeping all other parameters constant.

b. Supply voltage is reduced to half. This slows the gates down and forces the clock frequency to be lowered to half of its original (full voltage) value. Assume that leakage current is held unchanged by modifying the design of transistors.

⁶⁾ How does clock gating minimize power dissipation? Explain ⁽¹⁰⁾ how it can be implemented?

- ⁷⁾ Explain transistor stacking and multiple threshold CMOS (10)
 circuit techniques to achieve low power dissipation.
- ⁸⁾ Explain dynamic Vth technique with the help of a diagram ⁽¹⁰⁾
- ⁹⁾ Describe different types of Power Gating and its issues ⁽¹⁰⁾
- ¹⁰⁾ Explain phase assignment and algebraic transformations in ⁽¹⁰⁾ the context of low power VLSI techniques

-----End-----