Question Paper

Exam Date & Time: 20-Nov-2018 (10:00 AM - 01:00 PM)



MANIPAL ACADEMY OF HIGHER EDUCATION

SCHOOL OF INFORMATION SCIENCES

SECOND SEMESTER MASTER OF ENGINEERING - ME (VLSI DESIGN)

Low Power VLSI Design [EDA 608]

Duration: 180 mins.

Marks: 100

DEGREE EXAMINATION NOVEMBER 2018

Answer all the questions.

- ¹⁾ Why has low power become an important issue in the ⁽¹⁰⁾ present-day VLSI circuit realization?
- What are the types of power dissipation is observed in a (10)
 VLSI chip? Describe dynamic power dissipation
 components briefly.
- ³⁾ Explain combining of Parallelism with Pipelining techniques ⁽¹⁰⁾ to achieve low power dissipation.
- ⁴⁾ What are the challenges in Multilevel Voltage Scaling? ⁽¹⁰⁾ Explain Low to High and High to Low voltage converters.
- ⁵⁾ A battery-operated 65nm digital CMOS device is found to ⁽¹⁰⁾ consume equal amounts (P) of dynamic power and leakage power while the short-circuit power is negligible. The energy consumed by a computing task, that takes T seconds, is 2PT.

Compare the below two power reduction strategies for extending the battery life:

a.Clock frequency is reduced to half, keeping all other parameters constant.

b.Supply voltage is reduced to half. This slows the gates down and forces the clock frequency to be lowered to half of its original (full voltage) value. Assume that leakage current is held unchanged by modifying the design of transistors.

⁶⁾ Explain gated clock Finite State Machines and Finite State ⁽¹⁰⁾ Machine partitioning to achieve low power dissipation in an Integrated Circuit

- ⁷⁾ Explain transistor stacking and multiple threshold CMOS ⁽¹⁰⁾ circuit techniques to achieve low power dissipation.
- ⁸⁾ Explain dynamic Vth technique with the help of a diagram. ⁽¹⁰⁾
- ⁹⁾ Describe different types of Power Gating and its issues. ⁽¹⁰⁾
- ¹⁰⁾ Explain phase assignment and algebraic transformations in ⁽¹⁰⁾ the context of low power VLSI techniques.

-----End-----