Question Paper

Exam Date & Time: 22-Nov-2018 (10:00 AM - 01:00 PM)



MANIPAL ACADEMY OF HIGHER EDUCATION

SCHOOL OF INFORMATION SCIENCES

SECOND SEMESTER MASTER OF ENGINEERING - ME (VLSI DESIGN) **Universal Verification Methodology [EDA 610]**

Marks: 100

2)

5)

Answer all the questions.

1)	Explain the functionality of following components with	(10)
	example.	

- a. Monitor
- b. Scenario Generator

Explain Arrays in SystemVerilog. Explain the functionality of following with example 3) (10)

a. Encapsulation b. Polymorphism

Explain the functionality of following with example 4)

a. uvm object class b. uvm component class

(10)Explain the functionality of following

- a. Block level environment
- b. Integration level environment
- (10)6) Explain different components in UVM Testbench. 7) Illustrate UVM Factory coding convention 2 and convention ⁽¹⁰⁾ 3 with example.
- Explain about UVM factory overrides. (10)8) 9) (10)Write a note on creation of transaction using uvm sequence with an example.

Duration: 180 mins.

(10)

(10)

-----End-----

(10)