

## MANIPAL INSTITUTE OF TECHNOLOGY

(A constituent unit of MAHE, Manipal 576104)

## IV SEMESTER B.Tech (BME) DEGREE MAKE UP EXAMINATIONS, JUNE 2019.

## SUBJECT: INTEGRATED CIRCUIT SYSTEMS (BME 2202) (REVISED CREDIT SYSTEM) Treader, 11th June 2010; 2 PM to 5 PM

Tuesday, 11th June 2019: 2 PM to 5 PM

TIME: 3 HOURS MAX. MARKS: 50

## **Instructions to Candidates:** 1. Answer ALL questions. 2. Draw neat labeled diagrams wherever necessary. 3 1A) Draw the circuit of a differential amplifier using Op-Amp. Derive the expression of the output voltage. Under what conditions this circuit can be used as (i) Difference amplifier. (ii) Instrumentation amplifier. Obtain the expressions in both the conditions 3 1B) Discuss the universal balancing of an Op-Amp. 1C) Derive the expression of total output offset voltage of an Op-Amp. For an inverting 4 Op-Amp amplifier, assume that the amplifier is nulled at 25°C. If the input is 50 mV dc, calculate the error voltage E<sub>V</sub> and output voltage V<sub>O</sub> at 40<sup>0</sup>C and plot the waveforms. Given input offset voltage drift is $30\mu V/^{0}C$ , input offset current drift is $10 \text{nA}/0 \text{C}, R_1 = 100 \Omega, R_E = 2K\Omega$ 2A) Draw the circuit of a logarithmic amplifier with temperature compensation. Derive 3 the expression of the output. 2B) With suitable circuits using Op-Amp, explain the operations of 4 (ii) Active peak detector. (ii) Sample and hold circuit. 2C) Design and draw the circuit of square waveform generator using Op-Amp for the 3 following specifications. Time period is 4 msec. Duty cycle is 75%. Output swing is ±5 Volts. 3A) Derive the expression of $A_{\nu}(s)$ of a prototype $2^{\text{nd}}$ order Butterworth active filter. 3 3B) Design a 4<sup>th</sup> order Butterworth high pass filter for the following specifications. 4 Lower cutoff frequency is 5 KHz and the overall gain is 20. Also plot the frequency response curve. Given the polynomial is $(s^2 + 0.765s + 1)(s^2 + 1.848s + 1)$ 3C) What is delay equalizer and why it is used? Draw the circuit of a delay equalizer. 3

BME 2202 Page 1 of 2

4A)	Draw the internal circuit diagram of 555 timer IC. Explain the functions of each pin of the IC.	3
4B)	Design and draw the circuit of a square wave generator using 555 timer IC for the following specifications. Duty cycle is 20%. Frequency of the waveform is 20 KHz. Output swing is 10 volts. Draw and label the waveforms $V_{\rm O}$ and $V_{\rm C}$ .	3
4C)	Design and draw the complete circuit of a regulated power supply using IC 7805 and other components for the following specifications. $V_{\rm O}$ can be varied between 6 volts to 10 volts. Maximum load current is 250 mA. Input available is 230V/50 Hz AC. Assume 10% ripple factor.	4
5A)	Draw the circuit of a 4 bit R-2R ladder type DAC. Derive the expression of the output. Calculate the values of analog output for all 16 combinations of digital inputs if $V_R$ =6 volts.	4
5B)	With a suitable diagram explain the operation of 3 bit parallel comparator type ADC.	3
5C)	With a suitable block diagram explain the operation of a phase locked loop.	3

BME 2202 Page **2** of **2**