Reg. No.



VI SEMESTER B.TECH. (ELECTRICAL & ELECTRONICS ENGINEERING) END SEMESTER EXAMINATIONS, APRIL / MAY 2019

SUBJECT: EMBEDDED SYSTEM DESIGN [ELE4001]

REVISED CREDIT SYSTEM

| Time: 3 Hours Date: 03, MAY 2019 | | Max. Marks: 50 | | |
|----------------------------------|---|---|--|--|
| Instructions to Candidates: | | | | |
| | Answer ALL the questions. Missing data may be suitably assumed. Support all your programs with relevant comments | | | |
| 1A. 1B. | i. Discuss the limitations of using clock speed and instructions executed per the parameters to measure and compare the processing power of Illustrate with relevant examples. ii. Describe in detail the Dhrystone benchmark. Name the benchmark de EEMBC as an alternative to this benchmark. Show the connection diagram to connect '8' LEDs to port 'B' and 8 keys (push but | unit time as processors. eveloped by (04) ton) to port | | |
| | 'C' of PIC16F877. Write an ALP to keep all the 8 LEDs in off position initially, r switch status continuously and when a key is closed, turn on the corresponding connected to RC0 is closed, LED connected to RB0 should be turned on and so or LED on for a suitable time and then turn it off and continue monitoring the switch | nonitor the LED (if key n). Keep the n status. (04) | | |
| 1C. | <pre>Write equivalent ARM assembly code for the following 'C' program. Use suitable re memory locations. unsigned int num[100] = {0x12345678, 0xA0305070,</pre> | egisters and | | |
| | sum+=num[i]; } | (02) | | |
| 2A. | What do you mean by pipeline flush? When does this occur? Illustrate with the relevant example with respect to '3' stage pipeline in ARM7TDMI. Suggest method used to minimize pipeline flushing. | ne help of a ds normally (03) | | |
| 2B. | Write an ARM7TDMI subroutine to determine the ASCII codes for the upper and lower nibbles of an '8' bit number. Assume the '8' bit number to be passed to the subroutine through D_7 to D_0 bits of R0 register (remaining 24 bits are zero). Return the result through registers R1 and R2. (Hint: If the nibble value is between 0 and 9 add 30H and if it is between 'A' and 'F' add 37H to get the ASCII code). | | | |
| 2C. | Explain the following with respect to data abort exception. i. When does this exception occur? ii. What is the main reason for having this exception in APM7TDMI? iii. What is the expected operation in data abort exception handler? iv. Mention and describe the instruction used to return from data abort handler. | t exception | | |
| | v. Discuss the reason for using this instruction to return. | (04) | | |

| | 0 | 8 | |
|--|--|---|-----------------------|
| to convert the analog l display the result a 76.8µs, positive and 1 remaining pins of por | input applied to RE0 t ports 'B' and 'D'. Us negative reference vo ts A and E should be a | / AN5 pin of PIC16F87 se right justified resu oltages from RA3 / AN vailable as analog inp | 77 lt, 13 ut |
| 112. | | | (04) |
| agrams, describe the er/decoder and IR tra | working of serial IR, nsceiver. | IrDA protocol. Expla | in (03) |
| to be optimized wh e to market design i | nile designing an ei netric. | nbedded system an | ıd (03) |
| | | | |
| | | | Page 2 of 2 |

Show the interfacing circuit to interface two common cathode seven segment LED display 3A. devices to pins 'p11 to p18' and 'p20 to p27' of mbedNXPLPC1768 microcontroller. Write a 'C' code to display the following characters continuously on the display devices with a delay of 3.2 seconds.

EC, 40, FL, IT, 53.

- 3B. Describe the following with respect to Cache memory
 - i. Need for cache memory.
 - ii. Necessity of a replacement policy.
 - iii. Write through and write back techniques.
- 3C. With the help of a relevant timing diagram, explain PCI bus protocol for I/O write operation to transfer four '8' bit data in the data field. Assume that no wait cycles are required in case of data '1' and '3'. Target requests for two wait cycles for data '3' and initiator requests for one wait cycle during data '4'. Assume that the target device takes three cycles to respond to the address sent by the initiator.
- 4A. Write a 'C' program for PIC16F877 microcontroller to configure the MSSP in I2C master mode to transmit data bytes 3AH and 7BH to slave device '1' with address 4CH and then (before stop condition is issued) transmit data bytes 00H and FFH to slave device '2' with address 7FH at a baud rate of 1Mbps. Assume fosc = 20MHZ.
- Describe the bus arbitration scheme (CSMA / CD) used by CAN serial communication 4B. i. bus to support multi master configuration.
 - ii. Illustrate the scheme clearly with respect to four nodes (node 10, 11, 12 and 13) initiating communication on CAN bus simultaneously with message IDs; 20CH, 203H, 201H and 232H respectively.
- **4C**. Explain the following with respect to USB serial communication.
 - i. Connection of devices using tiered, star topology.
 - ii. Configuration/ enumeration process.
 - iii. Number of wires, data transfer rate and type of communication possible with USB 2.0 (03)
- 5A. i. If the analog input applied to ANO/RAO pin of pic16F877microcontroller is 3.45V, determine the values of ADRESH and ADRESL registers, at the end of conversion. Assume left justified result, positive and negative reference voltages as 4.5V and '0' V respectively.
 - ii. Write a 'C' program microcontroller and conversion time of and V_{ss} pins. All the r pins. Take $F_{osc} = 5M$
- With the help of relevant di 5B. clearly the role of IR encode
- 5C. List the various metrics describe in detail the time

(04)

(03)

(03)

(04)

(03)