Reg. No.



VII SEMESTER B.TECH (ELECTRICAL & ELECTRONICS ENGINEERING) END SEMESTER EXAMINATIONS, NOVEMBER 2019

EMBEDED PROCESSOR ARCHITECTURE [ELE 4003]

REVISED CREDIT SYSTEM

Time: 3 Hours		Date: 23 November 2019	Max. Marks: 50	
Instructions to Candidates:				
	 Answer ALL the question 			
	 Missing data may be suita 	ably assumed.		
1A.	Discuss the different And disadvantages of load-s	rchitectural style and describe the advai tore architecture?	ntages /	(05)
1B.	Describe the different de architecture.	ata Hazards which is associated with Loa	d /Store	(05)
2A.	List the four Bus cycle a by processor using nMR	associated with ARM7TDMI and How it is EQ and SEQ signals.	initiated	(05)
2B.	5	n of dataflow model of ARM 9TDMI and register to immediate dataflow.	explain	(05)
3A.	• •	tion performed by Register7 of CP15 an entire cache in ARM940T	nd write	(04)
3B.	List out the different C example.	Co-Processor operation instructions with	suitable	(04)
3C.	Discuss the different Management Unit (MMU	granularity available in the ARM J) architecture.	Memory	(02)
4 A .	•	ode and steps to involved in initializ bled Memory (TCM) in ARM946E-S.	ing the	(05)
4B.	Describe the condition e with the example.	execution implemented in ARM5VE instruction	ction set	(03)
4C.	Explain the significance arithmetic operation.	of sticky flag of CPSR register during sa	aturated	(02)
5A.	Write the different featu	ares and application of ARM11 series proc	essor.	(03)
5B.	Explain the different A application.	RM SIMD instructions specifically used	for DSP	(03)
5C.	Sketch the typical AMBA and write transfer.	based system, draw the timing diagram f	or read,	(04)