Question Paper

Exam Date & Time: 27-Dec-2019 (09:30 AM - 12:30 PM)



MANIPAL ACADEMY OF HIGHER EDUCATION

INTERNATIONAL CENTRE FOR APPLIED SCIENCES END SEMESTER THEORY EXAMINATIONS NOVEMBER2019 III SEMESTER B.sc. (Applied Sciences) in Engg. ANALOG ELECTRONIC CIRCUITS [IEC 231 - S2]

Marks: 100

2)

Duration: 180 mins.

Answer 5 out of 8 questions. Missing data may be suitably assumed.

- Draw the circuit diagram of common emitter configuration using NPN transistor. Draw ⁽⁵⁾ and explain the input and output characteristics. Indicate cut-off, saturation and active regions.
 - ^{B)} Define α_{dc} and β_{dc} of a transistor. Write the expressions for α_{dc} and β_{dc} . Calculate the ⁽⁵⁾ value of collector current, α_{dc} and β_{dc} , if I_B=200µA, I_{CBO}=20µA and I_{CEO}=0.5mA.
 - ^{C)} A fixed bias circuit with silicon transistor with β =100 is used. Draw the DC load line and ⁽⁵⁾ determine the operating point. Given R_B=200K Ω , Vcc=10V and R_C=2K Ω . Assume V_{BE}=0.7V.Neglect I_{CO}. Draw the circuit diagram
 - D) Draw a self-bias circuit using NPN transistor. Illustrate the advantage of a self-bias (5) circuit over a fixed bias circuit by deriving the base and collector currents.
 - With the help of a circuit diagram explain how a transistor (BJT) can be used as a switch. Illustrate with the example of a square wave of amplitude 5V applied to the base.
 - ^{B)} An amplifier has a voltage gain of 100, an input resistance of $50K\Omega$ and an output ⁽⁵⁾ resistance of 100Ω . The amplifier is connected to a sensor input that produces a voltage of 1V and has source resistance of 50Ω , and a load resistance of 100Ω . What will be the output voltage of the amplifier? Also draw the equivalent circuit of an amplifier.
 - ^{C)} Determine I_B, I_C, I_E, V_{CE}, V_B, R₁ and V_E for the voltage divider configuration shown in ⁽¹⁰⁾ Fig Q2C given that β =80. Assume V_{BE}=0.7V. What is the region of operation? Neglect I_{CO}.





3)

Assume $\lambda = 0$, $V_{TH} = 0.4V$ and $\mu_n C_{ox} = 100 \,\mu\text{A/V}^2$, compute W/L of M₁ in **Fig. Q3A** such ⁽⁵⁾ ⁽⁴⁾ that the device operates at the edge of saturation.



^{B)} If $\lambda = 0.2 / V$, $\mu_n C_{ox} = 100 \mu A/V^2$, $W/L = \frac{10}{0.18}$, $V_{TH}=0.4V$ and $I_D=0.25mA$, construct ⁽⁵⁾ the small-signal model of the circuit shown in **Fig. Q3B.** Compute V_{GS} , V_{DS} , I_D , $g_m \& r_o$.



C)

An NMOS device with $\lambda = \frac{0.15}{V}$ must provide a voltage gain of 30 with $V_{DS} = 1.5V$. Determine the required value of W/L if $I_D = 1$ mA. and $\mu_n C_{ox} = 100 \ \mu A/V^2$

^{D)} If $W/_L = \frac{20}{_{0.18}}$, $\mu_p C_{ox} = 100 \,\mu\text{A/V}^2$ and $\lambda = 0$, determine V_{GS}, V_{DS} and I_D for the circuit ⁽⁵⁾ shown in **Fig. Q3D**. Draw the small signal model.

Ŧ Fig. Q3D

Design a circuit of **Fig. Q4A** for a drain current of 2 mA, if $W/L = \frac{10}{0.18}$, $\mu_n C_{ox} = (5)$

^{A)} 100 μ A/V² and $V_{TH} = 0.5V$, Compute R1 and R2 such that the input impedance is at least 30 k Ω .



FigQ4A

B) The CS stage of **FigQ4B** carries a bias current of 0.5 mA. If $R_D = 500\Omega$, $V_{TH} = 0.4V$, (5) $\mu_n C_{ox} = 200 \,\mu\text{A/V}^2$, and $\lambda = 0.15/\text{V}$. Compute the required value of W/L for a gate voltage of 1 V.



4)

Design the circuit in **Fig. Q4C** for a drain current of 0.5 mA. If $W/L = \frac{20}{0.18}$, $V_{TH} = 0.4V$ and $\mu_n C_{ox} = 200 \ \mu \text{A/V}^2$, calculate the values of R1 and R2 such that these resistors carry a current equal to one-tenth of I_D .



(5)

^{D)} The degenerated CS stage of **Fig Q4D** must provide a voltage gain of 5 with a bias current of 1.5 mA. Assume a drop of 100 mV across R_S and $\lambda = 0$. If $R_D = 1$ k, determine the required value of W/I.



- ⁵⁾ State Barkhausen criteria for sustained oscillations. Draw the circuit diagram of Hartley ⁽⁵⁾ oscillator and explain its working. Write the expression for frequency of oscillations
 - A)
 - ^{B)} With the help of a circuit diagram, explain the working of a quasi-complementary Class ⁽⁵⁾
 AB power amplifier. What is the maximum power efficiency achieved using this configuration? Mention one advantage of class AB power amplifier.
 - ^{C)} With the help of a block diagram, explain negative feedback. Derive an expression for ⁽⁵⁾ gain in a negative feedback amplifier. Mention the application of positive feedback.
 - D) State and explain Millers theorem with an illustration. Explain any one application of (5) this theorem with necessary circuit
 - Draw the circuit diagram of Low Frequency Model of MOSFET and explain. Write the ⁽⁵⁾ expressions for the cutoff frequency of the amplifier.
 - A)

6)

7)

- B) Draw the electrical equivalent circuit of crystal. A crystal has the following parameters: ⁽⁵⁾ L=0.33 H, Cseries=0.065 pF, Cshunt=1 pF and R=5.5 KΩ.Find the series resonant frequency. With the help of a circuit diagram, explain how crystal can be used in an oscillator circuit?
- ^{C)} With suitable diagrams, explain how power amplifiers are classified based on the operating point. ⁽⁵⁾
- ^{D)} Determine the voltage gain, input and output impedance with feedback for voltage (5) Series feedback having A= 200, Ri=50K Ω & R₀=10K Ω for feedback of i) β = 0.1 ii) β =

0.5

- Draw the block schematic of i) Current shunt ii) Current series feedback amplifiers. ⁽⁵⁾
 What is the effect of series and shunt feedback on the input and output resistance of an amplifier?
- Plot the frequency response of an amplifier with and without feedback. Discuss the effect of feedback on bandwidth and gain. An amplifier has a mid-band gain of 1500 and a bandwidth of 4 MHz The mid-band gain reduces to 150 when a negative feedback is applied. Determine the value of feedback factor and the bandwidth.

- C) Explain the construction, working and characteristics of MOSFET. Sketch output and ⁽⁵⁾ transfer characteristics.
- D) With necessary current equation explain Triode and Saturation region in MOSFET. ⁽⁵⁾ Explain how current varies when width, length is varied with necessary plot.
- ⁸⁾ Explain the following:
 - i) Emitter follower
 - ii) Channel length modulation in MOSFET
 - iii) MOS trans conductance
 - iv) Piezoelectric effect in crystals (5X4=20)

-----End-----

(20)