

Reg.					
No.					

DEPARTMENT OF SCIENCES, I/III SEMESTER M.Sc. (PHYSICS) END SEMESTER EXAMINATIONS, NOVEMBER 2018 SUBJECT: Fundamentals of Electronics [PHY 4107] (REVISED CREDIT SYSTEM-2017)

Note:	(i) Ans		
	(1) 7111	swer ALL questions	
	(ii) Dr	aw diagrams, and write equations wherever necessary	
1.	(a)	Sketch the logic system for a clocked JK flip flop and give its truth table.	(2) (2)
	(b) \(\bar{B} \) \(\bar{C} \) \(\bar{I} \)	Use a Karnaugh map to minimize the following standard SOP expression $\overline{D} + \overline{A} \overline{B} \overline{C} \overline{D} + A \overline{B} \overline{C} \overline{D} + \overline{A} \overline{B} \overline{C} D + A \overline{B} \overline{C} D + \overline{A} \overline{C} D + \overline{C} D + \overline$	
	(c)	What is a multiplexer? Explain the basic operation of a four input multiple diagram.	C
			(4M)
2.	(a)	Draw the state diagram, flip flop transition table, Karnaugh map for the tennecessary for the design of a three bit Gray code counter. And obtain Boo and K_0 .	
			(4M)
	(b)	Draw the four-bit binary ladder. Obtain expressions for the output voltage	s due to MSB and LSB. (4M)
	(c)	Draw the circuit diagram of voltage regulator using series transistor and op-	pamp . (2M)
3	(a)	Draw the differential amplifier circuit and obtain an expression for the volended operation.	tage gain in single
	(b)	Describe how an op-amp can be used as Schmitt triger.	(4M)
	(0)	Describe now an op-amp can be used as Schillitt triger.	(4M)
	(c)	Explain the concept of virtual ground with reference to op-amp.	(2M)


4. (a) Draw the block diagram of 555 timer. Explin how 555 timer can be used for monostastable operation and find the formula for the pulse width.

(5M)

(b) Draw the circuit diagram for the first order low pass filter using op-amp and derive an expression for upper cut off frequency.

(3M)

(c) Find the output voltage V_0 in the following circuit.



5. (a) Draw ac equivalent circuit for transistor in CE configuration .. Use it to find the input impedane, output impedance and voltage gain of a transistor in CE configuration with voltage divider bias.

(5M)

- (b) Discuss the constuction and working of UJT.Draw its equivalent circuit and I-V charecterstics. (3M)
- (c) Determine v_0 for the network given below for the input indicated.

