Reg. No.



I SEMESTER M. TECH (POWER ELECTRONICS AND DRIVES) END SEMESTER EXAMINATIONS, NOVEMBER 2019

EMBEDDED SYSTEM DESIGN [ELE 5171]

REVISED CREDIT SYSTEM

Time:	3 Hours	Date: November 19 , 2019	Max. Marks: 50
Instructions to Candidates:			
	✤ Answer ALL the question	S.	
	 Missing data may be suita 	ably assumed.	
1A.	 Describe Dhrystor processor and her Write a technical r defined under EEN 	ne benchmark with respect to processing p nce define the term DMIPS. note on EEMBC. List any four processor ben 1BC and explain in brief.	ower of a nchmarks (04)
1B.	 i. List the main microcontroller. ii. Explain the follor example. a. XORWF f, or b. BTESC f, b 	features and specifications of Pi wing PIC16F877 instructions. Illustrate	IC16F877 with an
1C.	200, '32' bit numbers are available in memory locations starting at 0x00003000. Write an ARM7 ALP to copy these data to successive locations starting at 0x00004000 and clear the source memory (data in all source locations should be zero.)		
2A.	Write ARM7TDMI assembly code for the following 'C' code. Use refgisters R0 to R6 for variables 'a' to 'g' respectively. if (a = = b) && (c = = d) $\{$ e = 7* (a+b);		
	f = - f ; g = [g + 9 * }	(c*d)];	(03)
2B.	Write an ARM7 subroutin of an '8' bit binary numb- register. Return the resu the nibble value is less the between 'A' and 'F').	e to find the ASCII code for upper and lowe er passed to subroutine through D_7 to D_0 b It through registers 'R1' and 'R2'. (Hint: Ac han or equal to 9 and add 37H if the nibble	er nibbles its of `R0' dd 30H, if e value is (03)

- **2C.** Answer the following with respect to ARM7 exceptions
 - i. Describe the sequence of (step by step) operation in ARM7 when an exception occurs.
 - ii. Assuming you are writing code for RESET exception handler in supervisor mode, write ARM7 instructions to enable IRQ and FIQ interrupts and to change the mode of operation to user mode.
- **3A.** Describe the salient features of SRAM and DRAM devices. List their relative merits and de merits. Mention the applications of these devices in embedded systems.
- **3B.** With the help of a relevant timing diagram, explain PCI bus protocol for memory read operation to transfer three '8' bit data in the data field. Assume that target device takes three clock cycles to respond to address sent by initiator. No wait cycles are required in case of data '1'. Target requests for two wait (extra) cycles during data '2' and initiator requests for one wait (extra) cycle during data '3'. Explain clearly the role and functions of all the signals involved in the communication.
- **3C.** Write a 'C' program for PIC16f877 microcontroller to configure the MSSP in I2C master mode to transmit data bytes 9AH and 8BH to slave device '1' with address 79H and then (before stop condition is issued) transmit data bytes EEH and FFH to slave device '2' with address 08H at 400kbps baud rate. Assume fosc = 16MHZ.
- **4A.** Describe the protocol used by CAN serial communication bus for data transfer. Explain in detail all the fields involved in the data transfer.
- 4B. i. If positive and negative reference voltages of ADC in PIC16F877 are '5' V and '0' V respectively, determine the values of ADRESH and ADRESL registers with left justified result format, when an analog voltage input of 4.4V is converted to digital.
 - ii. Write a 'C' program to convert the analog input applied to RE1 / AN6 pin of PIC16F877 microcontroller and display the result at ports 'B' and 'D'. Use left justified result, conversion time of 24µs, positive and negative reference voltages from RA3 / AN3 and RA2 / AN2 pins. All the remaining pins of ports A and E should be available as analog input pins. Take $f_{osc} = 1$ MHz.
- **4C.** With the help of a relevant diagram, explain the infrared (wireless) communication as per SIR standard using IR encoder /decoder and IR transceiver.
- **5A.** i. Describe the features, working and timeout selection details of watchdog timer in PIC16F877 microcontroller.
 - ii. With the help of a relevant pseudocode, explain how ATM timeout can be realized using watchdog timer.
- **5B.** With the help of a neat diagram, explain the daisy chain arbitration scheme for interrupt expansion. Compare it with priority arbitration scheme and list the merits and demerits.
- **5C.** Describe the main characteristics of real time systems and hence compare it with non-real time systems.

(03)

(04)

(03)

(04)

(03)

(04)

(03)

(04)

(03)