

Question Paper

Exam Date & Time: 12-Jan-2021 (02:00 PM - 05:00 PM)




FOURTH SEMESTER B.TECH END SEMESTER EXAMINATIONS, JAN 2021 LINEAR INTEGRATED CIRCUITS [ICE 2254]

Marks: 50


Duration: 180 mins.

Answer all the questions.


- 1) Design an OpAmp circuit for amplifying the output of a sensor from 8mV to 4V. (2)
- 2) Prove that the circuit shown below responds to only differential input and reject common mode input (4)
.Also find the expression for the CMRR in db.




- 3) Compare the V to I circuits in Figures. Calculate i_0 in both cases and find out the voltage compliance and maximum permissible value of load resistance. (4)



- 4) Obtain component values of the following circuit for a unity-gain frequency of 100 Hz: (2)



- 5) Discuss the significance of (i) dominant pole frequency (ii) gain bandwidth product in filter design. (3)
- 6) Design a second order low pass filter with a higher cut off frequency of 1KHz. Draw the frequency response of the filter. (5)
- 7) A square wave pulse of $10\mu\text{s}$ time period is applied to two OpAmps, one with a slew rate of $0.5\text{V}/\mu\text{s}$ and the other with a slew rate of $1\text{V}/\mu\text{s}$. Plot the output waveform of both the OpAmps (2)
- 8) Derive the design equations for a Weinbridge Oscillator. (4)
- 9) Assuming $V_{D(on)}=0.7\text{V}$ and $\pm V_{sat}=\pm 13\text{V}$, comment on the working of the inverting Schmitt trigger of Figure shown and sketch the VTC . (4)



- 10) Draw a peak-to-peak detector, that is, a circuit that gives $v_O = v_I(\text{max}) - v_I(\text{min})$. (2)
- 11) Design an OpAmp square wave generator for generating signal with frequency varying from 1KHz to 5KHz. (4)
- 12) Discuss the internal architecture of a 555 timer. (4)
- 13) The basic step of a 9-bit DAC is 10.3mV . If 00000000 represents 0V, what will be the output of DAC for a digital input of 101101111? (2)
- 14) With a neat circuit diagram, explain working of a D/A convertor using R-2R ladder circuit. (4)
- 15) Describe the architecture of 566 Voltage Control Oscillator and its importance in 565 Phase Locked loop. (4)

-----End-----