Reg. No.

## MANIPAL INSTITUTE OF TECHNOLOGY MANIPAL

(A constituent unit of MAHE, Manipal)

REDBY

## III SEMESTER B. TECH (ELECTRICAL & ELECTRONICS ENGINEERING) GRADE IMPROVEMENT / MAKEUP EXAMINATIONS, JULY/AUGUST 2021

## **DIGITAL SYSTEM DESIGN [ELE 2152]**

REVISED CREDIT SYSTEM

Time:	2 Hours Date: 26	July 2021	Max. Marks: 40
Instructions to Candidates:			
	<ul> <li>Answer any four complete questions.</li> </ul>		
	Missing data may be suitably assumed/M	ention the assumptions	
1A.	Design a 3 input, one output minimal t that has a logic 1 output when the majo logic 0 output when the majority of its	wo-level gate combinational r ority of its inputs are logic 1 ar inputs are logic 0.	network nd has a
	a. using AND -OR realization meth	od	
	b. using NAND-NAND realization	nethod	(05)
1B.	Simplify the expression F (a, b, c, d) usi	ng Quine Mc-Cluskey approac	h.
	$F(a,b,c,d) = \sum m (6,7,9)$	(0,10,13) + d(1,4,5,11,15)	(05)
2A	Using 4-bit binary adder, design a sing	e digit decade BCD adder circ	uit. <b>(05)</b>
2B.	Design a magnitude comparator circuit B, each with 2 bits. Implement it using o gates may be used, use A as select lines	which compares two number lual 4 to 1 multiplexer (input and B as data lines)	rs A and residual <b>(05)</b>
3A.	Design a presettable counter which car ,9, 10, using	count the states 9,10 ,11,12,1	3,14,15
	a) D flip-Flop		
	b) JK Flip-Flop		(05)
3B.	Design a digital circuit which generate Repeats	s the pattern 1001-1100-011	0-0011-
	<ul><li>a) using universal shift register IC</li><li>b) using D flip flops</li></ul>		(05)
4A.	A sequential circuit has an input w a generate z=1 when the previous value z=0. Overlapping input patterns are all the mealy machine to detect the seque	nd an output z. The machine s of w were 1001 and 010; ot owed. Draw a single state dia ences. Implement the circuit	e has to herwise gram of using D
	flip flops.		(05)

4B.	Design a synchronous counter to count the sequence 1-3-5-7-1-3 using JK flip-flop.	(05)
5A.	Define	
	a. Czochralski crystal growth	
	b. Doping and Diffusion	
	c. Oxidation	
	d. Photolithography	
	e. Etching ,	
	in Silicon processing	(05)
5B.	Draw the circuit diagram of three input NOR gate and three input OR gate using CMOS logic.	(05)
6A.	Write the difference between dataflow modeling, and gate level modeling in Verilog HDL. Illustrate the difference with example.	(05)
6B.	Show how the functions, <b>f1 (a, b, c)</b> = $\overline{a}b$ + abc; <b>f2(a, b, c)</b> = $\overline{b}\overline{c}$ + ac, can be realized using Programmable Logic Array.	(05)