Reg. No.



VII SEMESTER B.TECH (ELECTRICAL & ELECTRONICS ENGINEERING) ONLINE EXAMINATIONS, JANUARY- FEBRUARY 2021

FPGA BASED SYSTEM DESIGN [ELE 4002]

REVISED CREDIT SYSTEM

Time	e: 3 Hours	Date: 27 January 2021	Max. Ma	arks: 50
Instructions to Candidates:				
	Answer ALL the questions.			
	 Missing data may be suitably 	y assumed.		
1A.	With circuit diagram expl multiplexer, and switching programming technology. V over pass transistor routing	ain how pass transistor, transmission matrix based routing is controlled using Vhat are the advantages with transmissio architecture?	gate, SRAM on gate	(04)
1B.	Explain with diagrams the reconfiguration of FPGAs. Al	e design steps involved with partial ru so mention benefits of run time reconfigu	n time Iration.	(04)
1C.	What are the benefits of using a soft embedded processor in an FPGA over a hard-macro implementation?			(02)
2A.	Consider the circuit shown functional equivalent to Fig be tested easily for s-a-1 ar	n in Fig Q2A . Determine the circuit w Q2A (modify the given circuit) and also nd s-a-0 faults. Justify the answer.	hich is should	(05)
2B.	A jet aircraft employs a s temperature values of its er R sensor output = 0 only wi	system for monitoring the RPM, pressung ngines using sensors that operate as follo then speed < 4800 rpm	re and ws:	(05)
	P sensor output = 0 only where 0	nen pressure < 220 psi (pound per squar	e inch)	
	T sensor output = 0 only where 0	nen temperature < 220° F	-	
	Design a logic circuit that c combinations of the engine	ontrols a cockpit warning light for the fo conditions:	llowing	
	Temperature is higher tha pressure is higher than the	n the threshold and either speed is lo given threshold value.	wer or	
	The signal controlling the conditional controlling the conditional controlling the conditional control	ckpit warning light is checked for every 1 r vstem that generates signal with appr	minute. opriate	
	Also, implement the design and CLB details are give configuration bitstream for configurable bits for genera	ed circuit on the given FPGA. The FPGA en the Fig Q2B . Determine the ger all the configurable elements. Do not ting the 1-minute signal.	layout nerated include	
	Assume six pass transisto transistors in switch block. A	rs per switch block (SB). Name all th accordingly write the bit pattern for switch	e pass blocks.	
3A.	Block diagram of the serial a using Actel ACT-2 modules.	adder is shown in Fig Q3A . Implement th	e same	(04)

- **3B.** A digital system is required to control an automatic sliding door with the **(03)** following conditions. An input 'p' to the digital system indicates whether a sensor detects a person in front of the door. An input 'q' indicates whether the door should be manually held open regardless of whether a person is detected. An input 'r' indicates whether the door should be forced to stay closed. r=1 means the door should stay closed. Assume a Verilog module is available describing the behavior of the digital system. Write the Verilog self-checking test bench code to check the functionality of the Verilog module. Check for all the combinations of the inputs.
- **3C.** A sequential circuit has the following Boolean equations for next state **(03)** decoder and output Z:

$$D_1 = Q_2 \overline{X} + Q_1 \overline{Q}_2 X (MSB)$$
$$D_2 = X$$
$$Z = Q_1 Q_2$$

Determine the shortest input sequence that will distinguish the state transitions. Also verify all state transitions from any one of the states.

- **4A.** Design a system for an automobile that illuminates a warning light with initial illumination. Warning light is turned on whenever a person is actually sitting in the driver's seat, the driver's seatbelt is not fastened, and the key is in the ignition. To provide the initial illumination warning light should be turned ON when you first turn the key so that one can check whether the warning light is working. For this there exists a system that generates signal that is 1 for first 5 seconds after key is inserted into the ignition, and 0 afterward. Implement the circuit using combinational circuit and draw the stick diagram for the same.
- **4B.** Implement digital circuit to add two 4-bit number in Spartan 2E FPGA using **(06)**
 - i. LUTs only
 - ii. LUTs and dedicated mux
 - iii. LUTs and carry control logic

In each case calculate the number of LUTs needed, levels of logic, and the number of CLBs required for the implementation?

- **5A.** Provide the data path for the following problem statements. Clearly mention **(05)** the digital components and connections between components (including width of wires).
 - i) A home entertainment center has four different audio sources that can be played over the same set of speakers. Each audio source, named A, B, C, and D, is connected using 8 wires on which the digitized audio signal is transmitted. The user selects the audio source using a rotary switch with four outputs S_0 , S_1 , S_2 , and S_3 , of which exactly one will be `1' at any given time. If $S_0 = `1'$, the audio source A should be played, if $S_1 = `1'$, the audio source B should be played, and so on.
 - ii) Computing the minimum of two 8-bit numbers.
- 5B. The impulse response of a linear phase FIR filter is h(n)=[1 2]. Develop (05) FPGA based architecture for two-bit parallel distributed arithmetic FIR filter. Explain the developed architecture. Determine response of developed filter for the input x(n)=[4 5]. Clearly with explanation mention the partial output for each bit shift of the shift register.





```
FPGA layout
```





Fig. Q3A