



ECE 2153 DIGITAL SYSTEM DESIGN (E&C)



THEOREMS AND POSTULATES OF BOOLEAN ALGEBRA:

Theorem/Postulate	Property	Dual Property
Identity	$A + 0 = A$	$A \cdot 1 = A$
Complement	$A + \bar{A} = 1$	$A \cdot \bar{A} = 0$
Null	$A + 1 = 1$	$A \cdot 0 = 0$
Idempotence	$A + A = A$	$A \cdot A = A$
Involution	$\bar{\bar{A}} = A$	
Commutative	$A + B = B + A$	$A \cdot B = B \cdot A$
Associative	$(A + B) + C = A + (B + C)$	$(A \cdot B) \cdot C = A \cdot (B \cdot C)$
Distributive	$A(B + C) = AB + AC$	$A + BC = (A + B)(A + C)$
Absorption	$A + AB = A$	$A(A + B) = A$
Simplification	$A + \bar{A}B = A + B$	$A(\bar{A} + B) = AB$
De Morgan	$\overline{(A + B)} = \bar{A} \cdot \bar{B}$	$\overline{(A \cdot B)} = \bar{A} + \bar{B}$
Shannon's Expansion theorem	$f, \dots, a_i, \dots, a_n) =$ $a_i \cdot f(a_1, a_2, \dots, 1, \dots, a_n) +$ $\bar{a}_i \cdot f(a_1, a_2, \dots, 0, \dots, a_n)$	$f, \dots, a_i, \dots, a_n) =$ $+ f(a_1, a_2, \dots, 0, \dots, a_n) \cdot$ $[\bar{a}_i + f(a_1, a_2, \dots, 1, \dots, a_n)]$
	$F = A \cdot F(A = '1') + \bar{A} \cdot F(A = '0')$: $A = '1'$ (Positive cofactor) $A = '0'$ (Negative cofactor)	

Noise Margin High	$V_{NH} = V_{OH(Min)} - V_{IH(Min)}$	V_{IL} : The ranges of input voltages (V_{IL}) that can represent an acceptable LOW (logic 0) V_{IH} : The ranges of input voltages (V_{IH}) that can represent an acceptable HIGH (logic 1) V_{OL} : The ranges of output voltages (V_{OL}) that can represent an acceptable LOW (logic 0) V_{OH} : The ranges of output voltages (V_{OH}) that can represent an acceptable HIGH (logic 1)
Noise Margin Low	$V_{NL} = V_{IL(Max)} - V_{OL(Max)}$	

LOGIC GATES:

Gates	Symbol	Logical expression
AND		$Y = A \cdot B$
OR		$Y = A + B$
NOT		$Y = \bar{A}$

NAND		$Y = A \cdot B$
NOR		$Y = A + B$
XOR		$Y = A \cdot \bar{B} + \bar{A} \cdot B = A \oplus B$
XNOR		$Y = \bar{A} \cdot \bar{B} + A \cdot B = A \odot B$

KARNAUGH MAP:

Two – variable K-Map:





1) Sum of product form

A \ B	$\bar{B}$ 0	B 1
$\bar{A}$ 0	$\bar{A} \cdot \bar{B}$	$\bar{A} \cdot B$
A 1	$A \cdot \bar{B}$	$A \cdot B$

2) Product of sum form

A \ B	B 0	$\bar{B}$ 1
A 0	$A + B$	$A + \bar{B}$
$\bar{A}$ 1	$\bar{A} + B$	$\bar{A} + \bar{B}$

FLIP FLOPS, TRUTH TABLE, EXCITATION TABLE:

Flip flop	Truth table	Excitation table																																			
SR flip flop 	<table><tr><th>S</th><th>R</th><th>Q⁺</th></tr><tr><td>0</td><td>0</td><td>Q</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>indeterminate</td></tr></table>	S	R	Q ⁺	0	0	Q	0	1	0	1	0	1	1	1	indeterminate	<table><tr><th>Q</th><th>Q⁺</th><th>S</th><th>R</th></tr><tr><td>0</td><td>0</td><td>0</td><td>X</td></tr><tr><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>X</td><td>0</td></tr></table>	Q	Q ⁺	S	R	0	0	0	X	0	1	1	0	1	0	0	1	1	1	X	0
S	R	Q ⁺																																			
0	0	Q																																			
0	1	0																																			
1	0	1																																			
1	1	indeterminate																																			
Q	Q ⁺	S	R																																		
0	0	0	X																																		
0	1	1	0																																		
1	0	0	1																																		
1	1	X	0																																		
JK flip flop 	<table><tr><th>J</th><th>K</th><th>Q⁺</th></tr><tr><td>0</td><td>0</td><td>Q</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>Q'</td></tr></table>	J	K	Q ⁺	0	0	Q	0	1	0	1	0	1	1	1	Q'	<table><tr><th>Q</th><th>Q⁺</th><th>J</th><th>K</th></tr><tr><td>0</td><td>0</td><td>0</td><td>X</td></tr><tr><td>0</td><td>1</td><td>1</td><td>X</td></tr><tr><td>1</td><td>0</td><td>X</td><td>1</td></tr><tr><td>1</td><td>1</td><td>X</td><td>0</td></tr></table>	Q	Q ⁺	J	K	0	0	0	X	0	1	1	X	1	0	X	1	1	1	X	0
J	K	Q ⁺																																			
0	0	Q																																			
0	1	0																																			
1	0	1																																			
1	1	Q'																																			
Q	Q ⁺	J	K																																		
0	0	0	X																																		
0	1	1	X																																		
1	0	X	1																																		
1	1	X	0																																		
D flip flop 	<table><tr><th>D</th><th>Q⁺</th></tr><tr><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td></tr></table>	D	Q ⁺	0	0	1	1	<table><tr><th>Q</th><th>Q⁺</th><th>D</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	Q	Q ⁺	D	0	0	0	0	1	1	1	0	0	1	1	1														
D	Q ⁺																																				
0	0																																				
1	1																																				
Q	Q ⁺	D																																			
0	0	0																																			
0	1	1																																			
1	0	0																																			
1	1	1																																			
T flip flop 	<table><tr><th>T</th><th>Q⁺</th></tr><tr><td>0</td><td>Q</td></tr><tr><td>1</td><td>Q'</td></tr></table>	T	Q ⁺	0	Q	1	Q'	<table><tr><th>Q</th><th>Q⁺</th><th>T</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	Q	Q ⁺	T	0	0	0	0	1	1	1	0	1	1	1	0														
T	Q ⁺																																				
0	Q																																				
1	Q'																																				
Q	Q ⁺	T																																			
0	0	0																																			
0	1	1																																			
1	0	1																																			
1	1	0																																			

Where S,R, J,K,D and T – Flip flop inputs, Q- Present state and Q+ - Next state of the flip flop

Mathematical Representation Of Synchronous Sequential Circuit:

$$Q(t+1)=f\{Q(t),x(t)\}$$

$$Z(t)=g\{Q(t),x(t)\} \text{ for Mealy model}$$

$$Z(t)=g\{Q(t)\} \text{ for Moore model}$$

where Z(t) = output, Q(t) = present state, x(t) = present input

Verilog HDL SYNTAX:

Description	Syntax	Remarks
Initial Statement	Initial [timing_control] procedural_statement	Behavioral modeling
Always Statement	always [timing_control] procedural_statement	Behavioral modeling
Module instantiation statement	Module_name instance_name(port_association);	Structural modeling

Port association statement	Port_expr .portname (port_expr)	Structural modeling
NMOS & PMOS Verilog modeling	nmos n1(out,data,control); Pmos p1(out, data,control);	Switch level modeling
Verilog test bench	Module name_tb; // input declaration; //output declaration; //instantiate the unit under test(UUT) initial begin //input stimuli end endmodule	Verilog test bench
Task	Task task_name Input arguments Output arguments Inout arguments Task decalartions Local variable declarations Begin Statements end endtask	Mixed style modeling
Functions	function [range or type] function name input declaration other declarations begin statement end endfunction	Mixed style modeling
User defined primitive	primitive udp_name(output,input); output declarations; input declarations; initial table state table entries endtable endprimitive	User defined primitive(UDP)
Altera FPGA	AND array: Programmable OR array : Fixed	Programmable array logic (PAL)