



THIRD SEMESTER BTECH. (E & C) DEGREE PROCTORED ONLINE EXAMINATION
JANUARY 2022

SUBJECT: DIGITAL SYSTEM DESIGN (ECE - 2153)

TIME: 75 min (9.20 AM to 10.35 AM)

MAX. MARKS: 20

Instructions to candidates

- Answer **ALL** questions.
- Missing data may be suitably assumed.
- Answer script must be a single pdf, good visibility of all texts and numbers.
- Name the file as: **RegistrationNumber_ECE2153_27_JAN2022**
- Upload correct pdf properly named well before 10.45 AM.

| Q.No. | Questions | | | | | | | | | | |
|----------|--|----------|------|----|------|----|-------------|----|------------|----|---------------|
| 1A | <p>Write a structural Verilog code for the circuit shown in FigQ1A. Use the names given in the same figure.</p> <p style="text-align: center;">FigQ1A</p> | | | | | | | | | | |
| 1B | <p>Write a Verilog behavioural code for a 4-bit universal shift register which performs following tasks depending on select lines S_1S_0.</p> <table border="1"> <thead> <tr> <th>S_1S_0</th> <th>Task</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>Hold</td> </tr> <tr> <td>01</td> <td>shift right</td> </tr> <tr> <td>10</td> <td>left shift</td> </tr> <tr> <td>11</td> <td>Parallel load</td> </tr> </tbody> </table> | S_1S_0 | Task | 00 | Hold | 01 | shift right | 10 | left shift | 11 | Parallel load |
| S_1S_0 | Task | | | | | | | | | | |
| 00 | Hold | | | | | | | | | | |
| 01 | shift right | | | | | | | | | | |
| 10 | left shift | | | | | | | | | | |
| 11 | Parallel load | | | | | | | | | | |
| 1C | <p>Write a Verilog code for a 2:1 MUX using 'assign' statements and a testbench to generate all possible test vectors for the above MUX and observe the corresponding outputs.</p> | | | | | | | | | | |
| | [4+3+3] | | | | | | | | | | |
| 2A | <p>Consider a synchronous sequential circuit with one input x, two D flip-flops and one output z. The excitation equations are</p> $D_1 = \bar{x}Q_2 + \bar{Q}_1Q_2$ $D_2 = x\bar{Q}_1 + \bar{Q}_1Q_2$ | | | | | | | | | | |

| | $z=\bar{x} Q_1+\overline{Q_1} x \overline{Q_2}$ <p>Write Next state table, Excitation table, State table and State diagram for the above mentioned sequential circuit.</p> | | | | | | | | | | | | | | | |
|-----|--|-----------------|---|----------------|---|---|---|---|---|-----------------|---|---|---|---|---|---|
| 2B. | Design a ripple decade down counter [1001, 1000, 0111, 0110, 0101, 0100, 0011, 0010, 0001, 0000, 1001...] using positive edge triggered T flip-flops. Assume T flip flops have active low asynchronous clear signal. | | | | | | | | | | | | | | | |
| 2C. | <p>Write Next state table, Excitation table and derive characteristic equation for a flip-flop with 2 inputs L & M and one output N. The truth table of the flip-flop is given below.</p> <p>Where N⁺ indicates next state of N.</p> <table><tr><th>L</th><th>M</th><th>N⁺</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>complement of N</td></tr><tr><td>1</td><td>0</td><td>N</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table> | L | M | N ⁺ | 0 | 0 | 1 | 0 | 1 | complement of N | 1 | 0 | N | 1 | 1 | 0 |
| L | M | N ⁺ | | | | | | | | | | | | | | |
| 0 | 0 | 1 | | | | | | | | | | | | | | |
| 0 | 1 | complement of N | | | | | | | | | | | | | | |
| 1 | 0 | N | | | | | | | | | | | | | | |
| 1 | 1 | 0 | | | | | | | | | | | | | | |
| | [4+3+3] | | | | | | | | | | | | | | | |