

**DEPARTMENT OF MECHATRONICS**  
**III SEMESTER B. TECH MECHATRONICS**

**MAKE UP EXAM**

**Subject: Digital System Design**

**Subject Code: MTE 2152**

**Time: 2.00 to 5.00 pm**

**Date:**

<b>Q. No.</b>		<b>M</b>	<b>CO</b>	<b>PO</b>	<b>LO</b>	<b>B L</b>
<b>1A</b>	Obtain a minimal SOP expression using Tabular method for the following equation. $F(A,B,C,D) = \sum m(2,4,7,9,11,12,14) + d(0,5,6,13,15)$	<b>5</b>	<b>CO1</b>	PO1, PO3, PO12	1, 7, 13	2, 3
<b>1B</b>	Design a 4 to 2 Priority Encoder.	<b>3</b>	<b>CO2</b>	PO1, PO2, PO3, PO12	2, 7, 9, 13	2, 3
<b>1C</b>	Implement, 4-bit addition and subtraction operation using IC 74LS283	<b>2</b>	<b>CO2</b>	PO1, PO2, PO3, PO12	2, 7, 9, 13	2, 3
<b>2A</b>	Design a circuit using 74LS283 that will perform two digit BCD addition	<b>4</b>	<b>CO2</b>	PO1, PO2, PO3, PO12	2, 7, 9, 13	2, 3
<b>2B</b>	Design a presettable counter which can count the states 9,10 ,11,12,13,14,15 using JK Flip Flops.	<b>3</b>	<b>CO3</b>	PO1, PO2, PO3, PO12	3,7, 8,9,	2, 3
<b>2C</b>	Draw the state diagram for a Mealy machine, to detect the sequences 01011, 10100 and 11011 in a continuous data stream.	<b>3</b>	<b>CO3</b>	PO1, PO2, PO3, PO12	3,7, 8,9,	2, 3
<b>3A</b>	Design an Asynchronous Mod 8 counter using JK flip flop. Draw the waveforms at each flipflop to show the entire count.	<b>5</b>	<b>CO3</b>	PO1, PO2, PO3, PO12	3,7, 8,9,	2, 3
<b>3B</b>	Design a 4 bit Johnson Counter using D flip flops.	<b>3</b>	<b>CO3</b>	PO1, PO2, PO3, PO12	3,7, 8,9,	2, 3
<b>3C</b>	What is Race Around condition? Explain	<b>2</b>	<b>CO3</b>	PO1, PO2, PO3, PO12	3,7, 8,9,	2, 3
<b>4A</b>	Design a synchronous Modulo-10 up/down counter using T Flip flops	<b>4</b>	<b>CO3</b>	PO1, PO2,	3,7, 8,9,	2, 3

<b>4B</b>	Realize $f(X,Y,Z) = \sum m(0,2,3,5)$ using a 4 to 1 mux.	<b>4</b>	<b>CO2</b>	PO3, PO12	2, 7, 9, 13 2, 3
<b>4C</b>	Illustrate the dataflow Verilog code for a single bit full adder.	<b>2</b>	<b>CO5</b>	PO1, PO5, PO12	6,7,8 ,18 2, 3
<b>5A</b>	What is FPGA?, Explain how FPGA is different from ASIC?	<b>4</b>	<b>CO4</b>	PO1, PO3, PO7, PO12	3,7, 8,13 2, 3
<b>5B</b>	Explain the different types of Registers used in sequential circuits.	<b>4</b>	<b>CO3</b>	PO1, PO2, PO3, PO12	3,7, 8,9, 2, 3
<b>5C</b>	Illustrate the structural Verilog code for a single bit full Subtractor.	<b>2</b>	<b>CO5</b>	PO1, PO5, PO12	6,7,8 ,18 2, 3