

## INTERNATIONAL CENTRE FOR APPLIED SCIENCES MAHE, MANIPAL B.Sc. (Applied Sciences) in Engg. End – Semester Theory Examinations – NOV 2021 III SEMESTER - SWITCHING CIRCUITS AND LOGIC DESIGN (ICS 232)

| me: 3  | 3 Ho   | urs Date: 22 NOV 2021   | Max. Marks: 50             |
|--------|--------|---|----------------------------|
| ✓<br>✓ |        | wer ALL questions.<br>sing data, if any, may be suitably assumed.   |                            |
| 1      | A      | A Simplify the following expressions using algebraic manipulation.<br>g(a,b,c,d)=a'c'd'+a'bd+bcd+acd'+b'cd'   |                            |
|        | B      | Write the prime implicants, essential prime implicants and the following function.<br>F(a, b, c, d)= $\sum m(1, 3, 4, 5, 10, 11, 12, 13, 14, 15)$   | d simplified expresion for |
|        | С      | Find the minimum cost SOP and POS expression for the f<br>K-map and design the circuit using only NOR gates.<br>$F(w, x, y, z) = \sum m(0, 1, 3, 4, 7, 11, 13, 15) + D(9, 12, 14)$  |                            |
|        |        |   | (2+4+4                     |
| 2      | Α      | Design a 3-bit binary to grey code converter using a decoder and other necessar<br>gates. Write the truth table of the code converter and the decoder used in your desig<br>Write the Verilog code for the same.          |                            |
|        | В      | Write the two cases where correction has to be made during the addition of 2 BCl digits. Give examples. Using 4-bit binary adders, design the single digit BCD adder by deriving the expression for the above correction. |                            |
| 3      | A<br>B | (5+5<br>Implement three-input majority function using 2-to-1 MUX<br>Design and Write Verilog code for a 4-to-16 decoder constructed using 2-to-<br>decoders.  |                            |
| e      |        | Design a counter with the following repeated nonbinary so<br>Use JK flip-flops. Treat the unused states as a don't-care of  | •                          |
|        | B      | Draw the logic diagram of T flip flop. Write its character equation, and excitation table.  |                            |
| 5      | A      | <ul><li>i) Discuss PLA with a neat logic diagram.</li><li>ii) Define a tri-state buffer. Write its truth table.</li></ul>   | (6+4                       |
|        | В      | Explain the following with a neat diagram for each.<br>i) NMOS realization of a AND gate.<br>ii) NOT Gate built using NMOS Logic  | ((4+2)+(2+2)               |
|        |        | 000000  |                            |