



**THIRD SEMESTER BTECH. (E & C) DEGREE PROCTORED ONLINE EXAMINATION  
JANUARY 2022**

**SUBJECT: Computer Organization and Architecture (ECE - 2152)**

**TIME: 75 min (9.20 AM to 10.35 AM)**

**MAX. MARKS: 20**

**Instructions to candidates**

- Answer **ALL** questions.
- Missing data may be suitably assumed.
- Answer script must be a single pdf, good visibility of all texts and numbers.
- Name the file as: RegistrationNumber\_SubjectCode\_dd\_JAN2022
- Upload correct pdf properly named well before 10.45 AM

Q. No.	Questions	M *	C*	A*	B*															
1A	Perform $448 \div 17$ using restoring method with clear steps. Draw the flow chart.	4	CO2	C4	L5															
1B	Compute the following (i) Convert $(-19.875)_{10}$ into its equivalent 32-bit IEEE floating-point format. (ii) Convert C009999A H IEEE floating-point number into its equivalent decimal value. (iii) Perform $(-0.5 \times 0.4375)$ using binary floating-point multiplication algorithm	3	CO2	C4	L2															
1C	With the help of a diagram, explain the working principle of MAC unit in Digital signal processor. Write the significance of guard bits.	3	CO5	C2	L2															
2A	Design an arithmetic unit of ALU for the following specifications. Here, A, B are four bit data and S0, S1 are select lines  <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>S1</th> <th>S0</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>B - A</td> </tr> <tr> <td>0</td> <td>1</td> <td>B + 1</td> </tr> <tr> <td>1</td> <td>0</td> <td>2A</td> </tr> <tr> <td>1</td> <td>1</td> <td>A - 1</td> </tr> </tbody> </table>	S1	S0	Function	0	0	B - A	0	1	B + 1	1	0	2A	1	1	A - 1	4	CO1	C1	L6
S1	S0	Function																		
0	0	B - A																		
0	1	B + 1																		
1	0	2A																		
1	1	A - 1																		

2B.	<p>Using the Hardwired control design approach, design the processing section with all the required control signals for the following register transfer description. Also, draw the complete logical diagram with counter and decoder; and also give the state diagram.</p> <p>Declare registers A[8], B[8], C[3], Inbus[8], Outbus[8];</p> <p>START: <math>A \leftarrow 0, B \leftarrow \text{Inbus}, C \leftarrow 4;</math></p> <p>LOOP: <math>A \leftarrow A-B, C \leftarrow C-1;</math></p> <p style="padding-left: 40px;">If <math>C \neq 0</math> then go to LOOP</p> <p style="padding-left: 40px;">Outbus <math>\leftarrow A;</math></p> <p>HALT: Go to HALT</p>	3	CO4	C1	L6
2C.	<p>Differentiate between the following (Mention 3 key differences for each)</p> <p>(i) RISC and CISC processors</p> <p>(ii) SIMD and MIMD processors</p>	3	CO5	C2	L4

**M\*--Marks, C\*--CLO, A\*--AHEP LO, B\* Blooms Taxonomy Level**