

**DEPARTMENT OF MECHATRONICS**  
**III SEMESTER B. TECH MECHATRONICS**  
**END SEM EXAM**

**Subject: Digital System Design**  
**Time: 45 Min + 3 Min**

**Subject Code: MTE 2152**  
**Date: 24/1/2022**

**Part-A**



**Note: All Questions carry equal mark (One mark each).**

**All questions are compulsory and there is No negative marking for wrong answer.**

Q. No.		M	CO	PO	L O	B L
1.	Which gate is a basic logic gate? a. XOR Gate b. NOT Gate c. NAND Gate d. NOR Gate	1	1	1	1	2
2	De Morgan's Law states that a. $A+B = AB+A+B = AB$ b. c. $AB-AB$ d. = e. $A-A$ f. $BB$ g. h. $AB-AB$ i. = j. $A-A$ k. + l. $BB$ m. n. $AB-AB$ o. $= A + B$	1	1	1	1	1
3	In negative logic a. 1-high, 0-low b. 0-high, 1-low c. 1-high, 1-low d. 0-high, 0-low	1	1	1	1	1

4	Convert the binary number $1111.0010_2$ to decimal. a. 115.125 b. 15.125 c. 15 d. 1.5	1	1	3	1	1
5	2's complement representation of -17 is a. 101110 b. 101111 c. 111110 d. 110001	1	2	1	1	2
6	Decimal 43 in hexadecimal and BCD number system is respectively. a. B2, 0100 0011 b. 2B, 0100 0011 c. 2B, 0011 0100 d. B2, 0100 0100	1	2	1	1	1
7.	Convert binary number (1101) into gray code: a. 1000 b. 1100 c. 1010 d. 1011	1	2	1	1	1
8.	11001, 1001 and 111001 corresponds to the 2's complement representation of which one of the following sets of numbers? a. 25, 9 and 57 respectively b. -6, -6 and -6 respectively c. -7, -7 and -7 respectively d. -25, -9 and -57 respectively	1	1	1	1	2
9.	K-map for a Boolean function is shown in figure. The number of essential prime implicants for this function is	1	1	1	1	2

	<div><div>AB</div><div>CD</div><table><tr><td></td><td>00</td><td>01</td><td>11</td><td>10</td></tr><tr><td>00</td><td>1</td><td>1</td><td>0</td><td>1</td></tr><tr><td>01</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>11</td><td>1</td><td>0</td><td>0</td><td>0</td></tr><tr><td>10</td><td>1</td><td>0</td><td>0</td><td>1</td></tr></table></div> <div><div>a. 4</div><div>b. 5</div><div>c. 6</div><div>d. 81</div></div>		00	01	11	10	00	1	1	0	1	01	0	0	0	1	11	1	0	0	0	10	1	0	0	1					
	00	01	11	10																											
00	1	1	0	1																											
01	0	0	0	1																											
11	1	0	0	0																											
10	1	0	0	1																											
10.	<div>The logic expression <math>Y=A+A-B</math><math>Y=A+A-B</math> is equivalent to</div> <div><div>a.</div><div>b. <math>Y=AB</math><math>Y=AB</math></div><div>c.</div><div>d. <math>Y= A-B</math><math>Y= A-B</math></div><div>e.</div><div>f. <math>Y=A-+B</math><math>Y=A-+B</math></div><div>g.</div><div>h. <math>Y=A+B</math><math>Y=A+B</math></div><div>i.</div></div>	1	1	3	1	3																									
11.	<div>In half adder carry output is high if inputs are</div> <div><div>a. 0,0</div><div>b. 1,1</div><div>c. 1,0</div><div>d. 0,1</div></div>	1	1	1	1	2																									
12.	<div>Consider the circuit shown in the figure.</div>	1	1	3	1	3																									

	 <p>The Boolean expression <math>F</math> implemented by the circuit is</p> <p>a. [Equation]  b. [Equation]  c. [Equation]  d. [Equation]</p>					
13.	<p>Without any additional circuitry, an 8:1 MUX can be used to obtain</p> <p>a. Some but not all Boolean functions of 3 variables  b. All functions of 3 variables but none of 4 variables  c. All functions of 3 variables and some but not all of 4 variables  d. All functions of 4 variables</p>	1	2	1	1	2
14.	 <p>a. [Equation]  b. [Equation]  c. [Equation]  d. [Equation]</p>	1	2	1	1	3
15.	<p>A master slave flip-flop has the characteristic that</p> <p>a. change in the input immediately reflected in the output</p>	1	3	2	2	2

	<p>b. change in the output occurs when the state of the master is affected</p> <p>c. change in the output occurs when the state of the slave is affected</p> <p>d. both the master and slave states are affected at the same time</p>					
16.	<p>A ripple counter using negative edge-triggered D-flip flops is shown in Figure. The flip-flops are cleared to '0' by a '0' at the R input. The feedback logic is to be designed to obtain the count sequence shown in the same figure.</p> <p>→ 000 → 001 → 010 → 011 → 100 → 101 → 110 → 111 → 000</p> <p>The correct feedback logic is:</p> <p>a. [Equation]</p> <p>b. [Equation]</p> <p>c. [Equation]</p> <p>d. [Equation]</p>	1	3	4	1	1
17.	<p>The given figure shows a ripple counter using positive edge triggered flip-flops. If the present state of counter is <math>Q_2Q_1Q_0 = 011</math>, then its next state (<math>Q_2Q_1Q_0</math>) will be</p> <p>a. 010</p> <p>b. 100</p>	1	3	2	1	1

	c. 111 d. 101					
18.	<p>Unused states are treated as Don't cares conditions during the</p> <p>a. Design of a circuit  b. Execution  c. Pulse trigger  d. Edge trigger</p>	1	1	1	1	1
19.	<p>Memory elements in clocked sequential circuits are called</p> <p>a. Latches  b. Flip-flop  c. Signals  d. Gates</p>	1	2	1	1	1
20.	<p>A counter that flows the binary sequence is called</p> <p>e. Ripple counter  f. Edge counter  g. Binary counter  h. Level counter</p>	1	3	3	2	1
21.	<p>Which of the following is not a sequential circuit?</p> <p>a. Flip-flop  b. Counter  c. Shift register  d. Multiplexer</p>	1	3	2	1	1
22.	<p>The negative transition in flip-flops are referred to as</p> <p>a. Clock  b. Negative edge  c. Positive edge  d. Pulse transition</p>	1	3	2	1	1
23.	<p>The full form of PIPO is _____</p> <p>a. Parallel-in Peripheral-out  b. Parallel-in Parallel-out  c. Peripheral-in Parallel-out  d. Peripheral -In Peripheral-Out</p>	1	3	2	1	1

24.	<p>How many test patterns are required to test the circuit using counters?</p> <p>a. <math>2^n</math>  b. <math>2^{(n-1)}</math>  c. <math>2^n - 1</math>  d. <math>2^n + 1</math></p>	1	3	2	1	1
25.	<p>What happens if the input is low in FSM?</p> <p>a. Change of state  b. No Transition in state  c. Remain in a single state  d. Invalid state</p>	1	3	2	1	1
26.	<p>In the FSM Diagram, what does arrow between the circles are represent?</p> <p>a. Change of state  b. State  c. Output value  d. Initial state</p>	1	3	2	1	1
27.	<p>FPGA stands for</p> <p>a. Field Program Gate Array  b. First Program Gate Array  c. Field Programmable Gate Array  d. First Programmable Gate Array</p>	1	3	2	1	1
28.	<p>Many companies are transitioning to using FPGAs for their processor designs instead of ASICs. Why?</p> <p>a. FPGAs always outperform an ASIC.  b. The development cycle of the FPGA is much shorter.  c. FPGAs are more space-efficient.  d. FPGAs are both smaller and faster.  e. None of the above.</p>	1	4	1	1	1
29.	<p>Most FPGA logic modules utilize a(n) _____ approach to create the desired logic functions.</p> <p>a. AND array  b. Look-up table  c. OR array  d. AND and OR array</p>	1	4	1	1	1

30.	<p>In spartan-3 family architecture, which programmable functional element accepts two 18-bit binary numbers as inputs and computes the product?</p> <p>a. Configurable Logic Blocks</p> <p>b. Input Output Blocks</p> <p>c. Block RAM</p> <p>d. Multiplier Blocks</p>	1	4	1	1	1
-----	--	---	---	---	---	---



**DEPARTMENT OF MECHATRONICS ENGINEERING  
III SEMESTER B. TECH (MECHATRONICS ENGINEERING)****END SEMESTER EXAMINATIONS PART B, JAN 2022****SUBJECT: DIGITAL SYSTEM DESIGN [MTE 2152]****Time: 75 Min + 10 Min****Date: 24/1/2022****Max. Marks: 20**

<b>Q. No.</b>		<b>M</b>	<b>CO</b>	<b>PO</b>	<b>LO</b>	<b>BL</b>
<b>1A</b>	Solve the given equation using VEM, to obtain the minimum SOP expression. $F(A, B, C, D, E) = \sum m(1,4,8,11,12,14,15,24,25,30) + d(6,9,13,16,17,22,23,28,29)$	<b>5</b>	<b>CO1</b>	PO1, PO3, PO12	1, 7, 13	2,3
<b>1B</b>	Design a 4-bit 4 state ring counter with a single circulating '0' using 74194	<b>3</b>	<b>CO3</b>	PO1, PO2, PO3, PO12	3,7, 8,9, 13	2,3
<b>1C</b>	Develop a MOD 14 counter using 7493 IC.	<b>2</b>	<b>CO3</b>	PO1, PO2, PO3, PO12	3,7, 8,13, 18	2,3
<b>2A</b>	Illustrate the dataflow Verilog code for a single bit full adder. Using this as a component, develop a Verilog code for a 4-bit full adder.	<b>4</b>	<b>CO5</b>	PO1, PO5, PO12	3,6, 8,9, 13	2,3
<b>2B</b>	Demonstrate a 4 to 16 decoder, using 3 to 8 decoders.	<b>3</b>	<b>CO2</b>	PO1, PO2, PO3, PO12	2, 7, 9, 13	2,3
<b>2C</b>	Construct a JK flip flop using D flip flop	<b>3</b>	<b>CO3</b>	PO1, PO2, PO3, PO12	3,7, 8,9, 13	2,3