



**MANIPAL INSTITUTE OF TECHNOLOGY**  
**MANIPAL**  
*(A constituent unit of MAHE, Manipal)*

**VII SEMESTER BTECH. (E & C) DEGREE END SEMESTER EXAMINATION**  
**DECEMBER 2021-JANUARY 2022**


**SUBJECT: Digital Design Verification (ECE - 4062)**

**TIME: 75 min**

**MAX. MARKS: 20**

**Instructions to candidates**

- Answer **ALL** questions.
- Missing data may be suitably assumed.

1A.	<p>For the state machine given in <b>TABLE Q1A</b>, discover the equivalence partitions and write corresponding reduced state machine. PS, NS, X, and Z represent present state, next state, input, and output respectively.</p> <table border="1" data-bbox="566 806 949 1120"> <thead> <tr> <th colspan="3">TABLE Q1A</th> </tr> <tr> <th rowspan="2">PS</th> <th colspan="2">NS, Z</th> </tr> <tr> <th>X=0</th> <th>X=1</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>B,0</td> <td>E,0</td> </tr> <tr> <td>B</td> <td>E,0</td> <td>D,0</td> </tr> <tr> <td>C</td> <td>D,1</td> <td>A,0</td> </tr> <tr> <td>D</td> <td>C,1</td> <td>E,0</td> </tr> <tr> <td>E</td> <td>B,0</td> <td>D,0</td> </tr> </tbody> </table>	TABLE Q1A			PS	NS, Z		X=0	X=1	A	B,0	E,0	B	E,0	D,0	C	D,1	A,0	D	C,1	E,0	E	B,0	D,0	4
TABLE Q1A																									
PS	NS, Z																								
	X=0	X=1																							
A	B,0	E,0																							
B	E,0	D,0																							
C	D,1	A,0																							
D	C,1	E,0																							
E	B,0	D,0																							
1B.	<p>Illustrate that the circuit shown in <b>Fig Q1 B</b> is equivalent to 1-bit full adder using equivalence checking.</p>  <p align="center"><b>Fig Q1 B</b></p>	3																							
1C.	<p>Explain the challenges involved in verifying a 64-bit counter. Assume that simulation tool used for verification can verify 1000000 transition per second.</p>	3																							
2A.	<p>Write a System Verilog class for generating the random input values for 4 to 1 multiplexer and display the result in the given form</p> <p>-----</p> <p>Generator  d=1010, s=0  f=x</p> <p>-----</p> <p>Note: values of inputs d and s may be different due to randomization</p>	4																							

2B.	Write a SystemVerilog class to communicate the values of d and s from generator class (Q.2A) to the driver class.	3
2C.	Discuss the corner case with an example.	3