Reg. No.



FOURTH SEMESTER BTECH. (E & C) DEGREE END SEMESTER EXAMINATION JUNE 2022 SUBJECT: LINEAR INTEGRATED CIRCUITS (ECE - 2253)

TIME: 3 HOURS

MAX. MARKS: 50

Instructions to candidates

- Answer **ALL** questions.
- Missing data may be suitably assumed.



1C.	Draw the circuit diagram for an amplifier using OPAMP which would generate			
	this response to the input signal shown in figure. Determine suitable values for			
	all resistors used in the circuit.			
	Voltage/mV			
	60			
	-20	2	1	3
	-40 -60			
	2.0			
	-2.0			
	-3.0			
2A.	Design an OPAMP based circuit to obtain a transfer characteristic as shown in			
	figure below. Assume power supply of ± 12 volts. Derive the design equation.			
	↓ V₀			
	+50	5	2	4
		5	5	4
	Y III			
2B.	Suggest a suitable circuit using OPAMP to deliver a current to a variable load			
	resistor, one end of which is grounded. The current through the load is a linear			
	function of the source voltage and is independent of the load resistor. Also make	3	1	3
	sure that the load current is not directly drawn from the source. Derive the			
	necessary expression.			
2C.	The figure below shows how an amplifier output responds to a step input signal.			L
	i Estimate the slave rate for the amplifier			
	i. Calculate the maximum signal frequency that will produce distortion-free	2	1	3
	output for a sinusoidal output of amplitude 10 V.	-	1	5
	r an and an and r and r and r and r			

	Voltage/V			
	0.6 0.5 0.4 0.3 0.2 0.1 0.2 0.1 0 0 2 4 6 8 10 12 $Time/\mu s$ $Voltage/V$ 12 4 6 8 10 12 $Time/\mu s$			
3A.	Design a summing amplifier using single OPAMP to give the output voltage: $V_0 = -2V_a + 2.5V_b + 1.5V_c$. Use feedback resistor of 2K Ω .	5	1	4
3B.	Design a FSK modulator using 555 IC which produces the frequency $f1=90$ KHz for transmitting bit 1 and $f2=120$ KHz for the bit 0	3	4	3
3C.	Design a circuit to produce a pulse width of 30ms using IC 555 with Vcc $=5V$ upon the application of negative edge trigger pulse.	2	4	3
4A.	Design a second order RC narrow band pass filter for the following specification: Mid band voltage gain = 34dB, Quality factor =10, Band width =16Hz. Also draw the gain frequency plot with all necessary values.	5	2	4
4B.	Define the following terms i) Free running frequency ii) Lock range iii) capture range.	3	4	2
4C.	Design a circuit which provides a phase shift of -90° for the sinusoidal signal of frequency 1KHz. Assume C= 0.01μ F.	2	2	3
5A.	Design a circuit using 555 IC to generate a clock of 1KHz with duty cycle 60%. Modify the circuit designed to obtain a clock 1KHz with 40% duty cycle. Choose the capacitor of 0.01μ F. Explain the circuit operation.	5	4	4
5B.	Design 4-Bit binary weighted resistor type DAC for the following specification. Full scale output voltage is -7.5V. The maximum current supplied by the DAC is limited to 3.75mA. Logic level $1=+5V$ and logic $0 = 0V$. Determine the output when the input is i) 0101 ii) 1010	3	5	3

5C.	Derive the 8 bit digital output equivalent to an analog voltage of 5V for the dual slope ADC which has a maximum integrator output of -6v when the input voltage is 10V.	2	5	3

M*--Marks, C*--CLO, A*--AHEP LO, B* Blooms Taxonomy Level