	Reg. No.									
ANIPAL INSTITUTE OF TECHNOLOGY										
(A constituent unit of N	AAHE Manibal)									

DEPARTMENT OF MECHATRONICS IV SEMESTER B.TECH. (MECHATRONICS)

END SEMESTER EXAMINATIONS, JUNE 2022

SUBJECT: LINEAR INTEGRATED CIRCUITS & APPLICATIONS [MTE 2254]

Time: 3 Hours

MAX. MARKS: 50

Instructions to Candidates:Answer all questions.

Р Q. С B Μ L No 0 0 0 L 1 3 1A. Assuming the operational amplifier to be ideal, Obtain the $gain \frac{V_{out}}{V_{in}}$ for the circuit 3 1 1 shown in figure 1A. $10 \ k\Omega$ $10 \text{ k}\Omega$ $1 \ \mathrm{k}\Omega$ $1 \ k\Omega$ -o v.... Figure 1A Consider the opamp circuit shown in figure 1B. 1 3 **1B.** 4 1 1 100 kΩ \mathcal{M}_{R_1} Figure 1B a) If $V_1 = 0.2$ V, $V_2 = 0.6$ V and $V_0 = -7$ V and the opamp is ideal. Calculate the value of R1. b) Let $V_1 = V_2 = V_c \sin 2\pi f t$ and $R_1 = 20 k \Omega$. The opamp has a slew rate of $0.5V/\mu S$ with its parameter being ideal. Obtain the value of Vc and Frequency F.

2A.	If the input to the circuit of figure 2A is a sine wave. Determine the output . Justify the reason for the obtained output. $i/p \circ \circ \circ/p$	2	1	1	1	4
2A.	the reason for the obtained output.	2	1	1	1	4
2A.		2	1	1	1	4
				-	-	
	Figure 1C					
	V					
	v. O					
	$V_{\text{virtual ground}} \approx 0 \text{ mV}$					
	ground" will no longer be at ground potential. Explain the reason for this, and mention the condition(s) which may cause this to happen.					
	a) If the operational amplifier is driven into saturation, though, the "virtual					
	being (almost) zero over a wide range of circuit conditions:					
	amplifier is often referred to as a virtual ground, the voltage between it and ground					
1C.	The junction between the two resistors and the inverting input of the operational	3	1	2	2	4
	opamp to be zero.					
	c) Let V1=V2 and R1 = $20k\Omega$. Assume that opamp is ideal except for non- zero input bias current. Obtain the value R_2 for which output voltage of					

3B.	The PLL acts like a low-pass filter, the high-frequency VCO noise mostly get	4	3	2	2	4
	rejected. Justify the correctness of the statement with the working principle.					
3C.	Suppose that a "noisy" AC signal of constant frequency is connected to the input		3	3	5	4
	of a phase-locked loop circuit:					
	Phase detector Phase detector VCO VC					
	Characterize the output waveform generated by the VCO. Will it be "noisy" as					
	well? Justify.					
4A.	In a R-2R ladder type DAC if a switch status is '0', 0V is applied and if a switch	2	4	1	1	3
	status is '1', 5V is applied to the corresponding terminal of the DAC.Obtain the					
	output voltage (V_0) for the switch status $S_0 = 0$, $S_1 = 1$, $S_2 = 1$.					
4B.	Mention the major advantage of the R/2R ladder digital-to-analog, as compared to	3	4	1	1	2
	a binary-weighted digital-to-analog converter?					
4C.	A 4-bit successive approximation type ADC has a full scale value of 15V. Obtain	5	4	1	1	3
	the sequence of the states, if SAR traverse, for the conversion of an input of					
	8.15V.With the help of a block diagram explain the working of SAR.					
5A.	Design a flow chart for building time monitored touchless automatic sanitizer	3	2	3	5	5
	dispenser using 555 timer.					
5B.	Highlight the need of an hour to develop an eco friendly process for the recycling	3	1	7	5	4
	of waste printed circuit board.					
5C.	Discuss any four performance parameter for assessing the working of a industry	4	3	1	1	2
	grade voltage regulators.					