# **Question Paper**

Exam Date & Time: 19-Dec-2022 (02:30 PM - 05:30 PM)



## MANIPAL ACADEMY OF HIGHER EDUCATION

#### THIRD SEMESTER B.TECH. (ELECTRONICS AND COMMUNICATION ENGINEERING) EXAMINATIONS - DECEMBER 2022 SUBJECT : ECE 2151 - ANALOG ELECTRONIC CIRCUITS

Marks: 50

Duration: 180 mins.

(3)

#### Answer all the questions.

1A)

We wish to design the source follower shown in FIG.Q1(A) for a voltage gain of 0.8. If W/L = (30/0.18) and  $\lambda$  = (4) 0, determine the required gate bias voltage. Assume  $\mu_n C_{ox} = 200 \mu A/V^2$ ,  $V_{TH} = 0.4 V$ .



#### FIG.Q1(A)

- 1B) A MOSFET is biased at a drain current of 0.5 mA. If  $\mu_n C_{ox} = 100 \ \mu A/V^2$ , W/L = 20, and  $\lambda = 0.1V^{-1}$ , calculate its small-signal parameters  $g_m \& r_o$  and voltage gain.
- 1C)The common-gate stage shown in FIG.Q1(C) must provide a voltage gain of 4 and an input impedance of<br/> $50\Omega$ . If  $I_D = 0.5$  mA, and  $\lambda = 0$ , determine the values of  $P_D$  and W/L.(3)



#### FIG.Q1(C)

2A)

2B)

A MOS differential amplifier is operated at a total current of 0.8 mA, using transistors with a W/L ratio of 100, (4)  $\mu_n C_{ox} = 0.2 \text{ mA}/V^2$ ,  $\lambda = 0.05V^1$  and  $R_D = 5K\Omega$ . Find the over drive voltage, transconductance 'g<sub>n</sub>', output resistance 'r<sub>o</sub>' and differential voltage gain 'A<sub>d</sub>'.

Design a NMOS cascode with (W/L) = 32 and a current of 0.5 mA. Assume M1 and M2 to be identical, (3)  $\mu_n C_{nx} = 100 \mu A/V^2$  and  $\lambda = 0.1 V^{-1}$ . Also, find the output resistance.



#### FIG.Q2(C)

3A)

Find the differential gain, common mode gain and CMRR of the circuit shown in FIG.Q3(A). Assume  $\lambda \neq 0$  and (4) ideal current source 'I<sub>SS</sub>'.



3B)

Estimate the input and output poles of the circuit shown in FIG.Q3(B). Assume  $\lambda$ =0 and neglect internal (3) capacitance of MOSFET.



3C) For the amplifier shown in FIG.Q3(C), g<sub>m</sub> = (150Ω)<sup>-1</sup>, λ = 0, R<sub>D</sub> = 2kΩ, R<sub>S</sub> = 200Ω, Cin = 1µF, (3) and C<sub>L</sub> = 43nF. Neglecting the MOSFET capacitance, sketch the frequency response of the amplifier indicating the pole frequencies.





4A)

Determine the closed loop gain, I/O impedances of the circuit shown in FIG. Q4(A).



# 4B)

Determine the polarity of feedback for the circuit shown in FIG.Q4(B) with justification.

(3)

(4)



4C)

For the block diagram shown in FIG. Q4(C), Identify the feedback topology and obtain the expressions for I/O (3) impedances.



5A)

For the circuit shown in FIG.Q5(A), obtain the expressions for minimum gain required for oscillation and the (4) frequency of oscillation.



5B)

\_5C)

Explain the working principle of Hartley Oscillator with a neat circuit diagram. Also, obtain its frequency of (3) oscillation for  $L_1 = L_2 = 1$  mH and  $C = 1\mu$ F.

Obtain an expression for efficiency of Class - B push pull power amplifier.

- - ,

## -----End-----