# **Question Paper**

Exam Date & Time: 13-Dec-2022 (09:30 AM - 12:30 PM)



## MANIPAL ACADEMY OF HIGHER EDUCATION

### THIRD SEMESTER B.TECH. (INFORMATION TECHNOLOGY) EXAMINATIONS - DECEMBER 2022 SUBJECT : ICT 2154 - DIGITAL SYSTEMS

Marks: 50

Duration: 180 mins.

(2)

(3)

(3)

(2)

(3)

(2)

### Answer all the questions.

- 1A)Design a combinational circuit to perform F= A-B when control input Y=0 and perform F= 1+2A-B<br/>when control input Y=1 using 4 bit parallel binary adders and minimum universal gates. Assume A,<br/>B and F are 4 bit binary numbers.(5)
- 1B)Design an asynchronous Down counter to count from 5 to 2 using positive edge triggered D flip(3)flops and minimum external gates.
- 1C) Design T flip flop using NAND latch and external gates.
- 2A) Design a sequence detector using Mealy model with one input Y and one output Z. The output Z is (5) HIGH whenever the sequence "1001" is detected, otherwise the output is LOW. Overlapping of the sequence is allowed. Implement using JK- flip flops and minimum number of external gates.

2B) Realize the Boolean functions:

$$F_1(A, B, C) = \sum_m (0, 1, 2, 5) \text{ and } F_2(A, B, C) = \prod_M (1, 5, 6)$$

- 2C) Design a combinational circuit that compares two, 4 bit numbers to check if they are equal using (2) logic gates. The circuit output is equal to 1, if the two numbers are equal and 0 otherwise.
- 3A) Design a code converter to convert a decimal digit represented in 8 4 -2 -1 code to a decimal digit (5) represented in gray code using 3:8 decoders and minimum external gates.
- 3B) Design a 16: 1 MUX using 2: 1 MUXs ONLY.
- 3C) Using asynchronous hexadecimal counter ICs and external gates, design a 2 digit hexadecimal (2) counter which counts from 00 to 89H and repeats.
- 4A) Minimize the following using Qunie McCluskey Method  $\underline{F}(A, B, C, D) = \Sigma m (4,5,6,8,10,13)$  (5) and realize using basic gates.
- 4B) Design sequence generator using johnson counter (shift register) to generate sequence 1101. (3)
- 4C) Design a 4 x 16 decoder using only 3 x 8 decoders.
- 5A) Design and implement a MOD-5 synchronous counter using JK flip-flops and draw its timing (5) diagram.
- 5B) Design a 2X2 bit combinational multiplier using basic gates.
  5C) Solve the POS function minimization of 5 variable K-Map using the following expression:
- 5C) Solve the POS function minimization of 5 variable K-Map using the following expression:  $\pi M(0,2,4,7,8,10,12,16,18,20,23,24,25,26,27,28).$

-----End-----