# **Question Paper**

Exam Date & Time: 06-Jan-2023 (10:00 AM - 01:00 PM)



## MANIPAL ACADEMY OF HIGHER EDUCATION

Manipal School of Information Sciences (MSIS), Manipal First Semester Master of Engineering - ME (VLSI Design) Degree Examination - January 2023

### Verification [VLS 5103]


Marks: 100 Duration: 180 mins.

#### Friday, January 6, 2023

#### Answer all the questions.

- Describe verification challenges with respect to Missed bugs, (10)
  Lack of Time, and Lack of resources. Explain the significance of modified V approach in verification with suitable examples.
  - (TLO -1.1)
- Describe event driven and cycle-based simulation. List out the scheduled events and activity list for the given circuit. Provide the timing diagram for the output *g*.

(TLO -2.2)



- Explain block coverage and branch coverage with suitable examples
  - (TLO -2.3)
- Give a general structure of testbench in verification environment. List and explain any 5 general rules in testbench architecture.

(TLO - 5.4)

Describe the possible ways of applying reset to a design and mention which approach would be better.

(TLO - 6.2)

Mention the advantage of self-checking testbenches. Give a self-checking testbench for a BCD counter with active high synchronous reset. Assume a carry signal HIGH when counter reaches maximum value.

(TLO - 6.3)

Explain functional coverage modeling and functional coverage (10) implementation.

(TLO - 7.2)

Describe model checking and assertions in verification process (10) with suitable examples

(TLO - 8.1)

Describe the process of verifying transaction-level models with (10) a neat block diagram and example

(TLO - 9.3)

Describe pre-silicon and post-silicon validation process (10) (TLO - 11.1)

----End-----