



## SIXTH SEMESTER BTECH. (ECE) DEGREE END SEMESTER EXAMINATION

MAY 2023



SUBJECT: LOW POWER VLSI (ECE -4063)




TIME: 3 HOURS

MAX. MARKS: 50


### Instructions to candidates

- Answer **ALL** questions.
- Missing data may be suitably assumed.

Q. No.	Questions	M	CL O	A	BL
1A.	<p>Orbit technology have fabricated CMOS based NOR2 and INV circuit as shown in Figure 1A. It has been observed that they have leakage current when devices are OFF. Following data have been obtained from the fab vendor: <math>\lambda_d = 0.1</math> and sub-threshold swing <math>S = 100</math> mV/decade, <math>V_{dd} = 1</math> V.</p> <p>(i) Calculate the Voltage <math>V_x</math> at node x, if <math>V_A = V_B = 1</math> in the NOR2 gate.  (ii) Compare the leakage current of NOR2 gate and INV gate, when <math>V_A = 1</math> in the INV gate.</p> <div style="display: flex; justify-content: space-around; align-items: center;">   </div> <p style="text-align: center;">(a) (b)</p> <p style="text-align: center;"><b>Figure 1A.</b></p>	4	1	1	4
1B.	<p>Given the switching function <math>F(A,B,C) = \overline{(A + BC + B'C')}</math>, assume that all inputs toggle with a probability <math>p_1 = 0.5</math>. Compute the activity factor <math>\alpha_{0 \rightarrow 1}</math> of the output.</p>	3	1	1	3
1C.	<p>A scheme for clock gating is shown in Figure 1C</p> <p>(i) Identify the gated block (ii) Write a Verilog code/pseudo code to simulate the gated D-FF.</p>	3	5	1,2	3

	 <p style="text-align: center;"><b>Figure 1C.</b></p>				
2A.	<p>Illustrate the operation of 101+ 011 using Ripple carry adder using optimized TG cell. Further analysed the operation of one TG cell with example.</p>	5	4	1	4
2B.	<p>Compute the charge-sharing effects for the following cases assuming 130 nm technology parameters in Figure 2B.</p> <p>(i) <math>C_1=100</math> nF, <math>C_2= 20</math> fF, <math>V_1=0</math>, <math>V_2=1.2</math> V.</p> <p>(ii) <math>C_1=20</math> nF, <math>C_2= 20</math> fF, <math>V_1=0</math>, <math>V_2=1.2</math> V.</p>  <p style="text-align: center;"><b>Figure.2B</b></p>	3	4	1	3
2C.	<p>Compare 4-T SRAM cell with resistive load and 6-T SRAM cell with PMOS load for low power applications with neat diagram.</p>	2	4	1	2
3A.	<p>Microsem technology has designed a power gated SOC where sleep transistor needs to be designed properly (Fig.3A). Engineer of Microsem have got following data from vendor for 180 nm: <math>V_{dd}=1.8</math> V, velocity saturation index <math>\alpha=1.2</math>, <math>C_L= 1</math> pF, <math>LVT=300</math> mV, <math>HVT= 450</math> mV, <math>\mu_n C_{ox}=270</math> <math>\mu A/V^2</math>, <math>I_1=350</math> <math>\mu A</math>, <math>I_2= 1.8</math> (<math>I_1/I_3</math>), <math>I_3=0.5</math> <math>I_2</math>.</p> <p>(i) Estimate the value of <math>I_2</math> and <math>I_3</math>.</p> <p>(ii) Estimate <math>\tau_d</math> and <math>\tau_d</math> (sleep).</p> <p>(iii) If 8% degradation of performance is tolerated in presence of sleep transistor, calculate <math>V_x</math>.</p> <p>(iv) Design the width of the sleep transistor for proper performance.</p>  <p style="text-align: center;"><b>Figure 3A.</b></p>	5	4	1	4

3B.	Illustrate with explanation different type of coarse grain structure for power gating.	3	4	1	3																																										
3C.	Illustrate the implementation of $F = \overline{a + bc}$ using header type power switches.	2	4	1	3																																										
4A.	<p>TV tower is sending following set of serial data to the base station. It has been observed that a lot of power dissipation is taking place. Calculate the reduce no. of transitions, power dissipation, using SILENT coding technique on the data sent.</p> <table border="1"> <thead> <tr> <th>Name</th><th>T</th><th>T+1</th><th>T+2</th><th>T+3</th><th>T+4</th></tr> </thead> <tbody> <tr> <td>D5</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr> <tr> <td>D4</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr> <td>D3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr> <td>D2</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr> <td>D1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr> <tr> <td>D0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr> </tbody> </table>	Name	T	T+1	T+2	T+3	T+4	D5	0	1	1	0	0	D4	1	1	1	1	1	D3	0	0	0	0	0	D2	0	0	1	0	1	D1	0	1	0	0	0	D0	1	0	1	1	1	5	3	1	4
Name	T	T+1	T+2	T+3	T+4																																										
D5	0	1	1	0	0																																										
D4	1	1	1	1	1																																										
D3	0	0	0	0	0																																										
D2	0	0	1	0	1																																										
D1	0	1	0	0	0																																										
D0	1	0	1	1	1																																										
4B.	<p>Consider the state-transition diagram of a sequence detector that produces “1” when five 1’s appears sequentially at the input (FIG.4B). In this case, the probability of all transitions <math>p_{ij}</math> is 0.5 and Weight <math>W_{ij}</math> is hamming distance between <math>S_i</math> and <math>S_j</math>. Calculate the objective function value for the <b>Assignment 1- 000,111,001,110,101 and Assignment 2- 000,001,011,010,100.</b></p> <p style="text-align: center;"><b>Figure 4B.</b></p>	3	3	1	4																																										
4C.	8-bit data “00000000” needs to be send over the channel. Mr. X want to switch it to ‘ -1’ either in 2’s complement and signed magnitude form. Compare the two forms so that power dissipation can be reduced.	2	3	1	3																																										
5A.	Implement $F = AB$ using (i) complementary pass transistor logic (ii) NORA logic (iii) Cascode voltage switch logic (iv) Swing-Restored Pass-Transistor Logic.	5	3	1	3																																										
5B.	Compare the double edge-triggered FF over single edge-triggered FF with neat circuit diagram. Illustrate data loading in both cases.	3	2	1,3	2																																										

5C.	<p>Given, <math>C_a &lt; C_d</math>. Pin A has lowest switching frequency and pin D has highest switching frequency. Pin B and C have same properties. Illustrate the pin swapping on 4-input AND gate as shown in figure 5C to reduce the power dissipations.</p> 	2	2	1,3	3
-----	--	---	---	-----	---