Reg. No.					
0					



SIXTH SEMESTER BTECH. (ECE) DEGREE END SEMESTER EXAMINATION MAY 2023

SUBJECT: LOW POWER VLSI (ECE -4063)


TIME: 3 HOURS MAX. MARKS: 50

Instructions to candidates

- Answer **ALL** questions.
- Missing data may be suitably assumed.

Q. No.	Questions	M	CL O	A	BL
1A.	Orbit technology have fabricated CMOS based NOR2 and INV circuit as shown in Figure 1A. It has been observed that they have leakage current when devices are OFF. Following data have been obtained from the fab vendor: λ _d = 0.1 and sub-threshold swing S= 100 mV/decade, Vdd=1 V. (i) Calculate the Voltage Vx at node x, if VA=VB=1 in the NOR2 gate. (ii) Compare the leakage current of NOR2 gate and INV gate, when VA=1 in the INV gate.	4	1	1	4
1B.	Given the switching function $F(A,B,C) = \overline{(A+BC+B'C')}$, assume that all inputs toggle with a probability p1=0.5. Compute the activity factor α 0->1 of the output.			1	3
1C.	A scheme for clock gating is shown in Figure 1C (i) Identify the gated block (ii) Write a Verilog code/pseudo code to simulate the gated D-FF.	3	5	1,2	3

ECE -4063 Page 1 of 4



ECE -4063 Page 2 of 4

3B.	Illustrate with explanation different type of coarse grain structure for power gating.							3	4	1	3
3C.								2	4	1	3
	TV tower is ser observed that a of transitions, p sent.	lot of po	ower dissip ssipation,	pation is tak using SILE	ing place. C	alculate the re technique on	educe no.				
	Nai			T+2	T+3	T+4					
4A.	D			1	0	0		5	3	1	4
	D		1	1	1	1					
	D			0	0	0					
	D			1	0	1					
	D			0	0	0					
	D	0 1	0	1		4					
	Consider the st				quence dete	ctor that prod	luces "1"				
4B.	when five 1's probability of between S _i and 000,111,001,11	ate-trans appears all trans S _j . Calc 0,101 ar	ition diagrasequentia itions p _{ij} itions p _{ij} itions p _{ij} itions p _{id} Assignment itions p _{id} Assignment itions p _{id} Assignment itions it	ram of a second	quence dete input (FIG. Weight W _{ij} action value 0,001,011,01	ctor that products that products that products that products the state of the state	case, the distance nment 1-	3	3	1	4
4B.	when five 1's probability of a between S _i and 000,111,001,11 8-bit data "0000 it to '-1' either forms so that po	ate-trans appears all trans S _j . Calc 0,101 ar	sequential itions p _{ij} is allate the orange of the deceding sequential itions p _{ij} is allate the orange of the deceding sequential itions p _{ij} is allate the orange of the deceding sequential itions are all the deceding sequential itions p _{ij} is all the deceding sequential itions are all the	ram of a seally at the is 0.5 and bjective furnent 2- 000 Figure 4B. e send over and signed in be reduce	quence deterinput (FIG.: Weight Wijnction value 0,001,011,010) the channel magnitude id.	ctor that products that products that products the standard standa	case, the distance nment 1-	2	3	1	3
	when five 1's probability of between S _i and 000,111,001,11	ate-trans appears all trans S _j . Calc 0,101 ar	sequential itions p _{ij} is allate the ord Assignment is partial to be in the control of the cont	ram of a second	quence deterinput (FIG.: Weight Wijnetion value 0,001,011,010) the channel magnitude of d. ass transistor Restored Pa	ctor that products that products that products is hamming for the Assignation of the Assi	to switch the the two				

ECE -4063 Page 3 of 4

5C.	Given, Ca < Cd. Pin A has lowest switching frequency and pin D has highest switching frequency. Pin B and C have same properties. Illustrate the pin swapping on 4-input AND gate as shown in figure 5C to reduce the power dissipations.	2	2	1,3	3	Ĭ

ECE -4063 Page 4 of 4