



MANIPAL INSTITUTE OF TECHNOLOGY

MANIPAL
(A constituent unit of MAHE, Manipal)

DEPARTMENT OF MECHATRONICS ENGINEERING

III SEMESTER B.TECH. (MECHATRONICS)

END SEMESTER EXAMINATIONS, November 2023

SUBJECT: DIGITAL DESIGN AND VERILOG PROGRAMMING [MTE 2122]

30/11/2023


Time: 3 Hours

MAX. MARKS: 50

Instructions to Candidates:

❖ Answer **ALL** the questions.

Q. No		M	CO	PO	LO	BL
1A.	For the given function $f(A, B, C, D) = \overline{A}\overline{D} + \overline{C}\overline{D} + A\overline{C}D + AC\overline{D}$. i) Obtain the simplest Sum-of-Products expression ii) Implement the function using minimum number of NOR gates.	4	1	1	1	3
1B.	Design a synchronous counter for the sequence 0,2,3,5,7,0..using D flipflop.	3	2	1	1	3
1C.	Design a 4-bit BCD to excess-3 code convertor using 8:1 multiplexer. Choose any variable as MEV.	3	1	1	1	3
2A.	Design a sequence generator using 74LS194 IC (Universal Shift Register) to generate the following sequence 1110- 0111-1011-1101----. Repeats.	5	2	1	1	3
2B.	Design a mod-9 counter using IC7490	3	2	1	1	3
2C.	Implement a full adder using a PLA	2	4	2	2	3
3A.	For the state diagram of FSM shown below, design a sequential circuit using SR flipflop.	5	2	1	1	3



3B.	Design an asynchronous mod-16 up/down counter using positive edge triggered T Flip-flop. Also draw the timing waveform.	3	2	1	1	3															
3C.	A X-Y flipflop whose truth table is given below, is to be implemented using a SR flipflop. Design a suitable circuit for the same. <table border="1" style="margin: 10px auto;"> <thead> <tr> <th>X</th> <th>Y</th> <th>Q_{n+1}</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> </tr> </tbody> </table>	X	Y	Q _{n+1}	0	0	0	0	1	1	1	0	0	1	1	0	2	1	1	1	3
X	Y	Q _{n+1}																			
0	0	0																			
0	1	1																			
1	0	0																			
1	1	0																			
4A.	Develop a Verilog code for the state diagram shown below.	5	3	1	1	6															
4B.	Develop a Verilog code to implement a 4-bit asynchronous counter using T flipflop. The T flipflop has to be implemented using D flipflop.	3	3	1	1	6															
4C.	Develop a Verilog code to implement 4:1 multiplexer using 2:1 multiplexer only. Use conditional operator for the 2:1 MUX.	2	3	1	1	6															
5A.	How FPGA's are better compared to semicustom ICs	5	4	1	2	5															
5B.	Develop a Verilog code to implement a 4-bit full adder circuit	3	3	1	1	6															
5C.	Develop a Verilog code to implement a 3 bit gray code converter circuit	2	3	1	1	6															