MANIPAL INSTITUTE OF TECHNOLOGY		Reg. No.									
	À MANIPAL II	NSTITUT	ΈC	OF	TE	CF	IN	OL	00	ΞY	

(A constituent unit of MAHE, Manipal)

DEPARTMENT OF MECHATRONICS ENGINEERING III SEMESTER B.TECH. (MECHATRONICS) END SEMESTER EXAMINATIONS, November 2023

SUBJECT: DIGITAL DESIGN AND VERILOG PROGRAMMING [MTE 2122]

30/11/2023

Time: 3 Hours

MAX. MARKS: 50

Instructions to Candidates:

✤ Answer ALL the questions.

Q. No					Μ	CLO	РО	LO	BL
1A.	Two motors M1 and S1. One motor M2 is (true) as well as when only S3 is ON. The o S1, but not both, are motors must remain Boolean output equa NAND-NAND Circu	Wo motors M1 and M2 are controlled by three sensors, S3, S2 and 1. One motor M2 is to run any time when all three sensors are ON true) as well as when any two sensors are ON. M2 is also ON when nly S3 is ON. The other motor M1 is to run whenever sensors S2 or 1, but not both, are ON. When all three sensors are OFF, then both notors must remain OFF. Construct a truth table and write the Boolean output equation. Implement using AND-OR circuit and VAND-NAND Circuit.					1	1	3
1 B .	Design a synchronou flipflop. Assume that and 6 occurs, the nex	s counte , when t t state w	r for the sequence 0,2,5 he supply is switched ould be 5.	5,7,3,4,0using T on, if the state 1	3	2	1	1	3
1C.	Design a 3-bit binary Choose any variable	' to gray as MEV	code converter using	4:1 multiplexer.	3	1	1	1	3
2A.	A shift register nee operations as shown i 0 0	ds to b n Table 80 0 1	 designed to perform 2A. Design a suitable Table 2A Operation Synchronous Clear Hold 	n the following circuit.	5	2	3	5	6
	1	0	Shift right Shift left						
2B.	Design a two-digit co	unter th	at counts from 00 to 88	³ using IC 7493.	3	2	3	5	6

2C.	Determine the functional behavior of the circuit shown in Fig. 2C.	2	2	2	2	4
	Assume that the clock is driven by a square wave signal. Clearly					
	mention each state with detailed analysis					
	FF0 FF1					
	CLEAR					
	Fig. 2C					
3A.	For the state diagram of FSM shown in Fig. 3A, design a sequential	5	2	1	1	3
	circuit using JK flipflop.					
	\bigcirc					
	60					
	Cor					
	0 (10)					
	()					
	Ĭ					
	Fig. 3A					
3B.	Design an asynchronous mod-8 up/down counter using positive edge	3	2	1	1	3
	triggered T Flip-flop. Also draw the timing waveform.					
3C.	A X-Y flipflop whose truth table is given in Table 3C, is to be	2	1	1	1	3
	implemented using a JK flipflop. Design a suitable circuit for the					
	same.					
	Table 3C					
	X Y Qn+1					
	$\frac{0}{1}$ $\frac{1}{2}$ $\frac{0}{2}$ $\frac{1}{2}$ $\frac{1}$					
4 4	I I U Develop a Varile a code for the state diagram in Ei 44	5	2	2	F	6
4A.	Develop a verilog code for the state diagram shown in Fig. 4A.	Э	3	3	3	O

	Fig. 4A					
4B.	Develop a Verilog code to implement a 4-bit counter based on a select line. If select=1, the counter should count up else the counter should count down. Implement using T flipflop. Draw the timing diagram	3	3	3	5	6
4C.	Develop a Verilog code to implement 8:1 multiplexer using 2:1 multiplexer only. Use conditional operator for the 2:1 MUX.	2	3	3	5	6
5A.	Compare the programming Technologies namely SRAM, Poly diffusion antifuse, EPROM, EEPROM.	5	4	2	2	5
5B.	Develop a Verilog code to implement a 4-bit adder/subtractor. Draw the timing diagram	3	3	3	5	6
5C.	Develop a Verilog code to implement a 2-bit comparator circuit. Draw the timing diagram	2	3	3	5	6