Question Paper

Exam Date & Time: 24-Apr-2024 (10:00 AM - 01:00 PM)



MANIPAL ACADEMY OF HIGHER EDUCATION

Manipal School of Information Sciences (MSIS), Manipal

Second Semester Master of Engineering - ME (Microelectronics and VLSI Technology) Degree Examination - April / May 2024

IC Packaging Technology (Elective -II) [MVT 5231]

Marks: 100

Duration: 180 mins.

Wednesday, April 24, 2024

Answer all the questions.

- ¹⁾ With neat figures, illustrate the process flow of through hole packaging and ⁽¹⁰⁾ surface mount technology (SMT) packaging along with a real time application. Further, cite the features and limitations of each technique.
- Illustrate differences in the design of a system on chip (SoC) and system ⁽¹⁰⁾
 in package (SiP) technologies. Support your answer with neat sketches.
- ³⁾ Sketch the various processes involved in realizing a chip on board (CoB) ⁽¹⁰⁾ IC packaging.
- ⁴⁾ With neat figures, illustrate the typical cross-section of a flip chip (FC) ⁽¹⁰⁾ package. Further, depict a technique that is used to overcome thermomechanical failures in FC packages.
- ⁵⁾ Sketch a typical anatomy of IC package and depict the physical origin of ⁽¹⁰⁾ various parasitics (resistor, capacitor and inductor). Further, depict the factors that leads to the variation in parasitic capacitance and its dependence on the interconnect technology.
- ⁶⁾ Write at-least two major types of thermal management systems used in ⁽¹⁰⁾ modern electronic systems for cooling. Illustrate the physics behind heat dissipation mechanism of the techniques with neat figures.
- ⁷⁾ Sketch and illustrate the differences between 3D IC stacking with wire ⁽¹⁰⁾ bonding and 3D IC stacking with through Silicon via (TSV) technologies w.r.t. form factor and complexity of fabrication.
- ⁸⁾ Illustrate the anatomy of a bumped die depicting (i) front end of the line ⁽¹⁰⁾ (FEOL), (ii) local interconnects, (iii) back end of the line (BEOL), and (iv) bump along with their typical functionality in a typical IC.
- ⁹⁾ Sketch the differences between package on package (PoP) technology ⁽¹⁰⁾ and chip stacking by wire bonding technology for realizing 3D ICs.
- ¹⁰⁾ With neat figures, illustrate the wafer level packaging technology for 3D IC ⁽¹⁰⁾ realization. Further, compare the 3D IC realized with wafer level packaging technology with a flip chip technology IC and lead frame technology IC

w.r.t. its form factor.

-----End-----